Internal Report DESY F1-80/01 October 1980

MEC - A Microprogrammable Computer for the Fisher/GEC-Elliot CAMAC System

by

D. Notz and K. Rehlich

Eigentum der DESY Bibliothek Property of library

Zugang: Accessions:

6. FEB. 1981

Leihfrist: Loan period:

7 Table days

DESY behält sich alle Rechte für den Fall der Schutzrechtserteilung und für die wirtschaftliche Verwertung der in diesem Bericht enthaltenen Informationen vor.

DESY reserves all rights for commercial use of information included in this report, especially in case of apply for or grant of patents.

"DIE VERANTWORTUNG FÜR DEN INHALT DIESES INTERNEN BERICHTES LIEGT AUSSCHLIESSLICH BEIM VERFASSER."

MEC - A Microprogrammable Computer for the Fisher/GEC-Elliot Camac System Crate

D. Notz and K. Rehlich

Abstract

In large experiments the readout of different components and the formatting of data in a computer becomes more and more timeconsuming. It is therefore necessary to use I/O devices with intelligence so that data are prepared in such a way that no further formatting is needed. We describe in this paper a microprocessor of 200 nsec cycletime which reads out part of the equipment of the TASSO experiment at PETRA. The processor resides in a Fisher/GEC-Elliot system crate and is able to readout and format complete events keeping the online computer free for monitoring services.

Zusammenfassung

In großen Experimenten nimmt die Zeit zum Auslesen und Formatieren der verschiedenen Komponenten immer mehr zu. Es ist daher notwendig, Ein-/Ausgabegeräte mit Intelligenz zu benutzen, die die Daten soweit aufbereiten, daß keine weiteren Umformungen mehr nötig sind. Wir beschreiben in dieser Arbeit einen Mikroprozessor mit 200 nsec Taktzeit, der einen Teil des TASSO-Experiments ausliest. Der Prozessor befindet sich in einem Fisher/GEC-Elliot system crate und kann komplette Ereignisse auslesen und aufbereiten. Dadurch wird der Hauptrechner frei für andere Überwachungsfunktionen.

Content	pade
I.1 Introduction	3
2 The TASSO online computer configurat	ion 5
3 The CAMAC interface	5
4 Demands for the microcomputer	6
II.1 The arithmetic and logical unit ALU	7
2 The sequencer	8
3 The pipeline register	9
4 The microprogram memory	9
5 The data memory	10
6 CAMAC command and data register	10
7 The internal bus	1!
III. Programming the microprocessor	12
1 The microprogram word	12
2 The label field	12
3 ALU destination field	13
4 The ALU function field	14
5 The ALU source field	15
6 The register address fields	15
7 Field for bus destination	16
8 Field for bus source	16
9 The field for the sequence controlle	er 19
10 The field for constants	21
11 The shift linkage control field	22
12 The carry-out multiplexer field	23
13 The carry-in multiplexer field	24
14 The test multiplexer field	25
15 Memory select	26
16 Memory write	26
17 CAMAC request	27
18 Error indicator	27
19 Busy indicator	27
20 Multiply bit	27
IV. Developing programs on the microcom	puter 29
V. An example: Program to read pattern	units, ADCs and TDCs 30
VI. Outlook	31
Appendix	
A Program to read pattern units, ADCs	and TDCs 33
B The monitor and test program	36
C Hardware descriptions	38

D3 ***

I.1 Introduction

The TASSO detector at PETRA is a large solenoidal detector which allows the measurement of charged particles and photons in almost the full solid angle [1].

Fig. 1 shows a side view of the TASSO detector. It consists of a large magnetic solenoid, 440 cm long and 270 cm in diameter. The field is about 0.5 Tesla parallel to the beam axis. The solenoid is filled with tracking chambers and time-of-flight counters. The energy of photons and electrons is measured by liquid argon counters surrounding the solenoid on top, on the bottom and in the forward direction. The hadron arms are used for particle identification at higher momenta: they are equipped with plane drift chambers, Cerenkov counters, time-of-flight and shower counters. 50 % of the solid angle is covered by muon chambers behind 60 cm of iron. A forward detector allows both measurement of the luminosity by small angle Bhabha scattering and the detection of yy scattering.

The 15 different components in the experiment are summarized in Table 1. The total number of channels or addresses is of the order of 27756. These data must be controlled and formatted into separate blocks or banks to make further analysis easier.

In the TASSO experiment standard CAMAC controllers (A1,A2) and branch highways are used. This standarization is needed to allow each of the 9 collaborating institutes to test their equipment at home. Special read only crate controllers could not be used because they have the disadvantage that one cannot write data for thresholds or corrections to the readout electronics.

Looking at the electronics of the different components one can distinguish between 8 different readout systems:

Device

Pattern units (Latches)

2) Camac Addressable ADCs

- 3) ADCs with own controller Single channels are not addressable by CAMAC
- 4) Camac addressable TDCs

CAMAC module

EGG/ORTEC C144 24 bits/unit, 2 slots/unit

LRS2249 12 channels/unit, lslot/unit

LRS2280 48 channels/unit, 1 slot/unit All channels controlled by one processor

LRS2228, EGG/ORTEC TD811

8 channels/unit, 1 slot/unit

LRS 2770A 5) Drift chamber TDCs

96 channels/unit, 3 slots/unit

RHFL 540 6) Proportional chamber readout system All channels connected to one also for muon chambers unit. 2 slots/unit

DESY system CADAS 7) ADCs for barrel liquid Argon counters 48 units with 320 channels/unit

1 slot/unit

Aachen system 8) ADCs for endcap liquid Argon counter

5 units with max 1024 channels/ unit, 1 slot/unit

Only part of the electronic information can be transferred to the computer via the standard DMA which operates in two modes [2].

- a) The data are read out from one CAMAC station until there is no Q response from CAMAC. In this mode the proportional chambers and the ADCs with controller (LRS2280) can be read out.
- b) The DMA can address one CAMAC slot after another. In this mode up to 16 addresses maximum per slot can be selected by the DMA. Only the pattern units and direct addressable ADCs and TDCs can be read out. But for these devices we are interested only in those ADCs and TDCs for which the corresponding bit is set in the pattern unit.

To conclude: All devices apart from the proportional chamber and the ERS2280 ADCs require a special readout which needs a lot of readout and formatting time in the online computer.

The MFC microprocessor should read out the whole information for an event and format different banks for the various components. These banks (Tab. 2) will not be changed by the analysis programs on online and offline computers. An example of a bank is shown in Table 3. Internally a bank contains pointers and length information of different groups, drift chamber cylinders or muon chambers and within a group the wire addresses start from zero. The offline programs can therefore extract quickly the no. of addresses in a certain chamber and compute coordinates.

In the second chapter the interface and the structure of the microprocessor is explained. Programming of the processor is explained in chapter three, testing and program development in chapter four and a program example is presented in chapter five. Three appendices give more information about a program to read part of the experiment, the monitor program to test the processor and the hardware realization.

1.2 The TASSO online computer configuration

The online computer and its periphery is shown in Fig. 2. We are using a NORD10/50 computer (512Kbytes memory) with two 66 Mbyte discs, floopy discs, card reader and terminals. The system and all user—files are stored on one disc, and a copy of the system and a buffer area for data are placed on the second disc. The experiment is monitored by two colour—TVs and steered by a touch panel on which all relevant commands are shown to the experimenter (therefore one does not have to learn the commands). With a tracker ball and a cursor one can select histograms or part of the event display to see an enlarged frame. Results are printed at the end of each run on an electrostatic printer/plotter which is also connected to two graphic terminals.

Data are taken via the CAMAC I/O port, buffered on the second big disc and then transferred to the computer centre. Here data are stored on a disc and then copied to tape.

I.3 The CAMAC interface

Interfacing of CAMAC to the online computer is done by the commercial System Crate produced by Fisher/GEC-Elliot. It mainly consists of three components:

- The executive controller handles CAMAC requests from different source modules. In our case the online computer, the DMA module and the MEC microcomputer have access to all CAMAC branches and are "source" modules.
- 2) The branch couplers connect a standard CAMAC highway with 7 crates maximum to the system crate.
- 3) The interface of the online computer. This interface is computer dependent whereas the branch couplers and the executive controller are standard modules.

In our experiment the NORD computer is connected to the system crate with 2 modules for programmed transfer, one module for interrupt handling and three modules for DMA.

The branches and crates are standard CAMAC which is commercially available. This enables the collaborating institutes to built and test their equipment in their own workshops using available infrastructure and test aids. In the experiment 5 branches with 24 crates are needed (Fig. 3). The crates are positioned near the readout electronics in 4 different areas: central electronics, north arm, south arm and control room. The distance between these areas and the computer varies from 30 m to 70 m.

I.4 Demands for the microcomputer

The total number of channels, wires, bits which contain the information of a single event could be rather large. (Typical event length 3000 - 4000 words). Hence a large memory for parameters and data storage is needed. We use a memory of 8k words with 16 bit word length. The frequency of triggering at design luminosity of PETRA is estimated to be 20 Hz approximately. Therefore the time for readout, formatting of data and transfer to the online computer must be less than 50 msec. The microcomputer must be fast; a cycle time of 200 nsec is chosen. In experiments of this magnitude the overall configuration is not fixed: some components get improved electronics, and other equipment is added or replaced. A readout system must be flexible or - in other words - programmable.

The MEC microprocessor has the following properties:

- Programmable. Programs are stored in a PROM or in a separate card in a RAM.
 Storage size for the microprogram: 1K words, 64 bits/word
- 2) 200 nsec cycletime
- 3) Memory for parameters and data: 8k words, 16 bit/word
- 4) Two slot wide CAMAC module with PROMs or three slots, if microprogram is stored in a separate RAM.

II. Structure of the microcomputer

The system of the microcomputer is shown in Fig. 4. It is built using four-bit slices manufactured by Advanced Micro Devices [3]. One can distinguish between several blocks:

- The arithmetic-logical unit (ALU) performs the arithmetic and logical operations.
- The sequencer computes the next microprogram address depending on internal or external conditions.
- 3) A pipeline register increases the speed of the processor because the information of the microprogram memory is available at the rising edge of the clock cycle. During execution of one instruction the following instruction is placed into the pipeline register. Hence conditional jumps can be executed in the following instruction at the earliest.
- 4) The microprogram memory contains the microcode which can be stored into a PROM or into a RAM on an additional CAMAC card.
- 5) Data and parameters are stored in a memory which can be accessed by the micro-computer and via CAMAC by the online computer to store parameters and to read event information.
- 6) CAMAC command and data register contain the CAMAC function, CAMAC addresses BCNA and results of the CAMAC cycle.
- 7) The internal bus connects all these blocks to transfer information.

II.1 The arithmetic and logical unit ALU

In the following we assume that the reader is familiar with the slice processors of the AMD 2900 series [3-5]. We repeate here only the main features. The position of the ALU inside the MEC microprocessor is shown in Fig. 4. Four AM2901 slices are connected forming a 16 bit processor. The internal structure of a single AM2901 can be seen in Fig. 5. The ALU has two input paths R and S which are combined by the operation $(R + S, R - S, S - R, R \sim S, R \wedge S, \ldots)$. The result F can be strobed onto the external bus and internally written to one of the 16 registers or to the shift register Q. Before storing the data they may be shifted by one position. The information of the most and least significant bit depends on the four selectors 74253. This allows logical shifts, arithmetic shifts and rotations (Fig. 6): double shifts with a combined Q register for multiplication and division are also possible. The carry is generated by a lookahead carry generator AM2902 avoiding time delays caused by ripple carry.

11.2 The sequencer

The address of the next instruction is prepared by the sequencer and may depend on external or internal conditions. The size of the microprogram memory is 1024 words long. Three AM2911 sequencer modules with four bits each are needed for addressing. The AM2911 contains a multiplexer, an incrementer, a microprogram counter and a stack of four words depth(Fig.7). In some computers the return addresses in subroutine calls are stored in the first word of the subroutine or in a save area file. This scheme does not work for microcomputers because the program can also be stored in a non writable PROM. All microcomputers dispose of a stack for storing of addresses. The depth of four in our case restricts subroutine calls to the fourth level. The next address multiplexer can take the next address from four sources as input:

- 1) Microprogram counter. This counter is incremented by one at each clock cycle.
- 2) Stack register: The stack is loaded with return addresses of subroutines or with addresses of a beginning of a loop.
- 3) Data from the internal bus used in jump operation. The address is provided by the pipeline register
- 4) Address from the mapping PROM.

The three sequencer modules are steered by a 29811 address controller. It pushes/pops data on to the stack and gates the multiplexer input (Fig. 8).

Its action may depend on one test input. This input is connected via an inverter and a multiplexer to all possible external conditions: (FALSE, $A \ge B$, $A \le B$, EVENT START, CAMAC Q, CAMAC DATA ready, F = 0, COUNTER = 0...). All these conditions may or may not be inverted. The conditions on results produced by the ALU ($A \ge B$, F = 0,...) are set by the previous instruction. Therefore two microcycles are needed for a conditional branch.

The sequencer is further equipped with a hardware counter (Three 74163). This counter is very useful for loops. The number of loops is stored into the counter taking the information from the pipeline register. Then a set of commands is repeated just by a conditional branch and testing whether the counter has reached zero. When loading the counter with a negative loop index care must be taken of the fact that the 74163 produces a carry out when reaching -1. The final carry is produced by a ripple carry for the three 74163's and is stable only after some delay: so a one level pipelining is done here. As a consequence the carry bit is stable at the next cycle. The loop index must therefore be decreased by two and it's complement value should be stored into the counter.

II.3 The pipeline register

In a memory the data are stable at the output after some delay (~70 nsec). This delay is not negligible compared to a cycletime of 200 nsec; so to avoid a slow-down the microinstruction which is about to be executed is stored in a pipeline register and, simultaneously, the address of the next microinstruction is applied by the sequencer to the microprogram memory. The contents of that word are then set up at the input of the pipeline register.

The pipeline register is built up by different chips. 3 AM2918's strobe the data onto the internal bus to load the ALU or the sequencer with the next address. A 74175 is used for the test multiplexer and one 74174 for the sequencer controller. Two 74374's latch the instructions to the ALU and a 74273 is used for the shift selectors, carry selectors and other selectors or control bits.

II.4 The microprogram memory

The memory of the microcomputer has a capacity of 1024 words with 64 bits/word. The microprogram is stored in 8 825181 PROMs. Using PROMs has the advantage that it is not necessary to load the memory after each power fail. The disadvantage is the decreased flexibility and the impossibility of testing the device. We therefore produced in addition ar external memory of the same size which can be loaded and controlled by the online computer. This memory (PROM simulator) can operate in two modes:

- I) Seen from the online computer it is a 4k word memory with 16 bits/word which can be loaded and read out. In this mode the memory can also be used to test CAMAC transfer, D.M., etc.
- 2) Via special cables the memory is connected to the microprocessor's PROM sockets. The processor selects 64 bits/word. The current address of the processor is also readable by the main computer and indicated by LEDs. This configuration is the essential tool for testing the microprocessor and developing programs. See chapter IV for more details.

II.5 The data memory

For data and parameters a 8k words,16 bits/word memory is used (Fairchild 93471). Parameters for CAMAC addresses and data structure are stored into the memory by the online computer. When the memory is accessed via CAMAC the microcomputer has to be stopped. The access to the memory is controlled by a counter which is incremented after each read or write cycle allowing DMA transfer. When the microcomputer wants to transfer data to the memory it has first to set the memory address register by a previous instruction.

II.6 CAMAC command and data register

Before requesting a CAMAC cycle the CAMAC command must be loaded into the command register. This register is 24 bits long and contains the CAMAC address and function.

Crate	FFFFF W W W 16 8 4 2 1 14 13 12	W W W W W	W W W W A A A A
bus		10 9 8 7 6 5	4 3 2 1 4 3 2 1
Meaning	F F F F F B B B 16 8 4 2 1 4 2 1	C C C N 3 2 1 16	N N N N A A A A 8 4 2 1 8 4 2 1

F = CAMAC function, B = Branch address, C = Crate address, N = Slot number, A = Subaddress

After loading the register the microcomputer gives a request to the system crate controller via the daisy chained arbitration highway. If no module with higher priority need the CAMAC periphery the executive controller allows

the MEC to be MASTER on the crate. Then the command register is strobed onto the data way and one CAMAC cycle is generated.

The result of the transfer is stored into 24 bit data registers and a data ready bit is set. This bit can be tested by the microprogram and is cleared if the data are transferred to the ALU or to the memory.

II.7 The internal bus

The structure of the internal bus is shown in Fig. 4. It has 5 sources

- 1. ALU
- 2. Pipeline register
- 3. Camac data register low
- 4. Camac data register high
- 5. Data memory

and 5 destinations

- 1. ALU
- 2. Data memory
- 3. Memory address register
- 4. Camac command register low
- 5. Camac command register high

Data can be transferred between all sources and destinations allowing a lot of flexibility. See chapter III.7 for more details. Within one cycle during bus transfer the counter of the sequencer and an ALU's registers can be loaded independently.

III Programming the microprocessor

The microprocessor's memory for microcode is 1024 words long with a word length of 64 bits. Small programs of the order of 10-30 instructions (2000 bits) can be written directly in binary code whereas programs of the order of 200 or more instructions (10 000 bits) should be developed with the help of an assembler. In this chapter we describe an assembler which is written in FORTRAN and is therefore machine independent. The microprogram is written on a bigger computer using well known editors and file systems and afterwords translated. The address computation and syntax checks are done by the assembler which also produces a listing and a binary dump. The binary code is then loaded into a PROM Simulator and the program can be tested by a monitor program. In chapter IV more details are given how programs are developed.

III.1 The microprogram word

The structure of the microprogram word is shown in Table 4. As we have seen in Figs. 4, 6 and 8 one can distiguish different blocks of the microprocessor. Each block is connected to some part of the microprogram word. The different fields are mainly:

- 1) Field for the ALU: Function and registers
- 2) Field for the sequencer: Branch instructions
- 3) Field for the bus: Destination and source
- 4) Fields for test and shift multiplexers
- 5) Field for constants: Addresses, counter or numerical constants
- 6) Bits for status of the processor.

In the assembler these fields are grouped in a way that the instructions which are used frequently are placed in the beginning of a line with 72 columns. Each line starts with a label field followed by the fields for the ALU, bus destination and source, sequencer information etc.

Γ		ΑI	Ļ U				В	Ų E	3	CCU	const.		caı	çry	test						
1ab	el de	it, fi	unc.	sn	re	Ţ	des	t. 5	รณ์	inst	const.	shift	ัดนา	£ ir	X9M F						
LLL	LL DD	DD F	FFF	SS	В	Α	DDD	SS	35	IIII	LNNNNN	J 5888	OO	II	TTTT	М	W	С	E	В	M

If no instruction is inserted in a field, code 0 is inserted in the microcode apart from the sequencer field where the code $14_{\rm R}$ (CONTINUE) is used.

III.2 The label field

The first five columns may contain labels which can be used as addresses in branch operations. These labels are arbitrary decimal numbers like those in FORTRAN. If the star is printed in the first column the line is a comment and ignored by the assembler. A typical listing of a program is shown in Fig. A3.

- 17 -

- 18 -

Load memory address register. The 7 is in the constant field and loaded from the pipeline register. No operations are performed in the ALU.


*LLLL DEST FUNC OS B A BDB BSB CCUU LOCOCCO SHFT CO CI TMUX S W H E B M

NOP NOP MAR PIP D

5 W

Increment register 2, which is used as address register and store into that location a 3:

WILL DEST FUNC DS B A BDB BSB COULLOOCOCO SHFT CO CL TMUX S W H E B M



Store the 3 from the pipeline register into memory

XLLL DEST FUNC DS B A BDB BSB CCUU LOCCOCCO SHFT CO CI TMUX S W H E B M

NOP


MEM PIP D3

Memory select bits

Camac transfer:

Registers 1 and 2 contain the information for the CAMAC command registers (Function-Branch, Crate-Station-Subaddress). The CAMAC data should be loaded into registers 3 and 4.

*LLLL DEST FUNC DS B A BDB BSB CCUU LO000000 SHFT CO CI TMUX S W H E B M




Now the program has to wait until CAMAC is finished Repeat the instruction if data are not ready

NOP CUP L2 DNTR CAMAC not ready Conditional jump

Load CAMAC result. The data at the CAMAC bus in the crate are inverted (OV = logical "l", SV = logical "O"). Therefore the data must be inverted using an exclusive NOR

*LLLL DEST FUNC DS B A BDB BSB CCUU LOCOCCC SHFT CO CI TMUX S W H E B M



The CAMAC ready flag will be cleared by the read CAMAC register low (CAL) command.

III.9 The field for the sequence controller

Columns	32 -	- 35
Bitposi	tion 10 -	· 13
Code	Mnemonic	
0	JZ	Jump to Address Zero
1	CJS	Conditional Jump to Subroutine with Jump Address in Pipeline Pegister
2	JMAP	Jump to Address at Mapping PROM Output
3	CJP	Conditional Jump to Address in Pipeline Register
4	PUSH	Push Stack and Conditionally Load Counter
5	JSRP	Jump to Subroutine with Starting Address Conditionally Selected from Am2911 R-Register or Pipeline Register
6	CJA	Conditional Jump to Vector Address (Not realized in our hardware)
7	JRP	Jump to Address Conditionally Selected from Am2911 R-Register or Pipeline Pegister
8	RFCT	Repeat Loop if Counter is not Equal to Zero
9	RPCT	Repeat Pipeline Address if Counter is not Equal to Zero
10	CRTN	Conditional Return from Subroutine
11	CJPP	Conditional Jump to Pipeline Address and Pop Stack
12	LDCT	Load Counter and Continue
13	LOOP	Test End of Loop
14	CONT	Continue to Next Address
15	JP	Jump to Pipeline Register Address 29811 only

In the field for the sequence controller code 14 (continue) is default if the field contains a blank.

- JZ jump to address zero is normally used at the end of a task to wait for the next interrupt or event.
- CJS pushes the next address on the stack file and jumps to the address presented in the label field of the pipeline register if the condition is fulfilled (subroutine call).

CRTN pop stack and jump to the address given by the stack (Return).

Example:

Jump to subroutine label L15 if sum of register 4 + register 5 = 0

*LLLL DEST FUNC DS B A BDB BSB COUL LOODOOD SHFT CO CI TMUX S W H E B M

	LRF NOP	ADD AB 4 5	CJS L15	CL FEGZ	
15	LRF	ADD ABB9			
	LRF	SUBIR AIB 1 2	CRTN L Return	TRUE conditio	on = 'true'

JMAP can be used to start another program the address of which is loaded into the mapping prom and selected by the online computer via a CAMAC command.

CJP Jump to the address given by the pipeline register. Example:

Jump unconditionally to label 33

33

*LLLL DEST FUNC DS B A BDB BSB CCUU LOODOOD SHFT CO CI TMUX S W H E B M


NOP CJP L33 TRUE

PUSH The next address is pushed on to the stack and the loop counter is loaded with the complement of number of loops-2 from the nineline register. This command together with

RFCT repeat loop if counter is not equal to zero is used for loops. Example:

Run the following instructions 8 times. The 10_8 must be reduced by two(= 6_8) and inverted (= -7) because the LS163 counter gives a carry at -1 (One's complement presentation) and the carry is pipelined by one level allowing an internal delay for the ripple carry in the three LS163 counters

*LLLL DEST FUNC DS B A BDB BSB CCUU LOOCOCO SHFT CO CI TMUX S H H E B M




The following instructions are repeated 8 times

#LLLL DEST FUNC DS B A BDB BSB CCUU LOODOOC SHFT CO CI THUX S W H E B M

LRF ADD AB 3 4 RFCT CNEZ
Counter not equal zero

JSRP,JRP are two commands to branch to two different addresses in the next cycle. With the previous instruction the internal register R of the sequencer is loaded (mapping prom, pipeline register). The address of the next instruction is taken either from the internal R register or the pipeline register depending on the condition:




RPCT In a previous instruction the counter is set with the

LDCT command and the instructions between this address and the address given by the pipeline register are repeated.

Example:

Shift the Q register together with register 5 by 8 positions to the right Load the counter (8 = 1000_2 , 6 = 110_2 , $\overline{6}$ = 11111111001_2 = 1771_8)

MILLL DEST FUNC DS B A BDB BSB COJU LOCCOCCO SHFT CO CI TMUX S W H E B M



CJPP If one does not want to return from a subroutine but jump to an other address the stack is popped by this instruction.

LOOP This command for loop testing works in a similar way to RFCT but the counter is not incremented but the test nultiplexer with another condition input is used.

CONT is the default to use the next instruction.

JP jumps unconditionally to the address given in the pipeline register.

III.10 The field for constants:

	·
Colur	nns 37 - 43
Bit	position 0 - 9
Lett	er in column 37
0	Octal value (Default)
D	Decimal value
L .	Address or Label constant

This field contains numerical constants, addresses for subroutines and loop indices to load the counter. The field is 10 bits wide covering the whole address space. If more bits are needed for masks and constants one must shift the word in the next instruction or invert the information in the ALU to set the most significant bits.

III.11 The shift linkage control field

Shift-/Rotate Operations

Columns 45 - 4842 - 47 Bitposition ALU meaning mnemonics Destination B-Register O-Register SRSS Shift right short 001100 F/2=B SRAS Shift right arith. short @VR¥ F15 → 001000 F/2=B 001100 F/2=B,Q/2=QSRSL Shift right long SRAL Shift right arith. long OVR¥ F15 001000 F/2=B,Q/2=QSLSS Shift left short 000011 2-F=B SLAS Shift left carry short 000010 2 · F = B SLSL Shift left long 110000 2 · F = B , 2 · 0 = 0 100000 2 · F=B · 2 · 0=0 SLAL Shift left carry long RRSS Rotate right short 000100 F/2=B RRAS Rotate right arith, short OVRV 001000 F/2=B Rotate right long 000000 F/2=B,Q/2=Q001000 F/2=B,Q/2=QRotate right arith. long CYRY FI Rotate left short 000001 2·F=B Rotate left carry short 000010 2 · F = B 010000 2 · F = 8 · 2 · 0 = 0 RLSL Rotate left long RLAL Rotate left carry long $100000 \ 2 \cdot F = B, 2 \cdot Q = Q$


The contents of the carry bit also depends on the carry multiplexer. In our configuration the commands SRAS/RRAS and SPAL/RRAL are identical.

The bits for the shift linkage control field are connected to the multiplexers shown in Fig. 6—to do the shifting and rotation. The assembler does not check whether the shift control, ALU destination and carry multiplexers are combined correctly because the programmer may combine them differently.

Examples:

Shift register 4 one position right and test with the next instruction if the rightmost bit was set

WILLL DEST FUNC DS B A BIB BSB COULL LOODOOD SHIFT CO CI TMUX S W H E B M



Shift register 5 together with register Q to 8 positions to the right.

WILLE DEST FUNC DS B A BDB BSB COULL COODDOO SHIFT CO CI THEX S W H E B M

272	NOP LIRD O	R ZB 5	LDCT 01771 RPCT L272 SRSL CL CNEZ
			Load counter with $-7 = \frac{70-2}{}$

III.12 The carry out multiplexer field

Columns	50 - 51	
Bitposi	tion 39 - 41	
Code	Mnemonic	Carry out
0	HI	High
1	CA	Carry of previous cycle
2	LO	Low
3	RQ	Bit 0 of Q-register
4	LR	Bit 15 of RAM
5	SC	Sign bit 15 of ALU output
6	RR	Bit 0 of RAM
7	CO	Carry out

The output of the carry multiplexer is strobed to the test multiplexer which can be tested in the next cycle and to the shift control multiplexers to shift the information into an internal register. The input may be low, high, bit 0 of Q or RAM register, carry F15 or bit 15 of the RAM register.

III.13 The carry-in multiplexer field

Columns	53 - 54	
Bitposition	37 - 38	
Code	Mnemonic	Carry in
0	СН	High
1	CC	Carry out
2	CB	Carry out
3	CL	Low

The carry—in information is used in arithmetic instruction. An add with carry—in high increments the results by one, a subtract with carry—in low decreases the result by one.

III.14 The test multiplexer field

Columns	56 - 59	
Bitpositions	14 - 18	
Code	Mnemonic	Test
0	TRUE	True
1	FALS	False
2	-	
3	-	
4	AGEB	A B
5	ALTB	A · B
6	ALEB	A 2 B
7	AGTB	A * B
8	-	
9	-	
10	EVSP	Event not start
11	EVNT	Event start
12	XTRU	Camac X true
13	XNOT	Camac X not set
14	QTRU	Camac Q true
15	QNOT	Camac Q not set
16	DNTR	Camac data word not ready
17	DARD	Camac data word ready
18	POSI	Positiv sign
19	NEGA	Negativ sign
20	OVFN	No overflow
21	OVFL	Overflow
22	CALN	Low byte = 0
23	CALB	Low byte ≠ 0
24	CAHN	High byte = 0
25	CAHB	High byte ≠ O
26	FNEZ	F ≠ 0
27	FEQZ	F = 0
28	CARN	Carry-out multiplexer inverted
29	CART	Carry-out multiplexer
30	CNEZ	Counter ≠ O
31	CEQZ	Counter = 0
L		

Bit 14 of the instruction is used to invert the information at the test input. The inputs to the test multiplexer are shown in Fig. 8. Event start can be used to start the processor with an external event flag: if the processor is in a dead loop waiting for it. CAMAC flags X, Q and the data word ready are cleared by the CAL read CAMAC data low instruction in the field for the source of the internal bus. Low byte is the wired 'OR' of the two least significant slices's F = 0, high byte of the two most significant slices.

Example:

Go to label 4 if register 4 = register 5

MILLL DEST FUNC DS B A BDB BSB CCUU LOODOOO SHFT CO CI TMUX S W H E B M

LRF	SUBRAB 4 5		CL.
NOP		CJP L4	FEGZ

III.15 Memory select

Column Bitpos	61 ition 57	
Code	Mnemonic	
0	blanc	Memory not selected
1	S	Memory select.

If MEM or MMS is given as destination or source for the internal bus the memory must be selected using S in column 61.

III.16 Memory write

Column	63		
Bitposi	tion 58		
Code	Mnemonic		
0	blanc	Read flag	
1	W	Write flag for memeory	

If MEM is given also the write flag W must be set.

III.17 CAMAC request

Column	65	
Bitposit	ion 55	
CODE	Mnemonic	
0	blanc	Slave
1	Н	Host/Master
L		CAMAC request to system crate

For requesting a Camac cycle from the system this bit must be set.

III.18 Error indicator

Column	67	
Bitposit	ion 54	
Code	Mnemonic	
0	blanc	No error
1	E	Error, give LAM2

The error can be set if a CAMAC module does not give an X or Q response or if some parameters are wrong. A CAMAC LAM2 interrupt is produced.

III.19 Busy indicator

Column	69	
Bitposit	tion 56	
Code	Mnemonic	
0	N	Not densy
1	В	Busy
	blanc	Always the last state busy/not busy is used

This bit is directly connected to the run light at the front panel of the processor.

III. 20 Multiply bit

ļ	Column	71		
	Bitposition	19		
	Code	Mnemonic		
	0	blanc	No multiply	
	1	M	Multiply	

The multiply bit influences the ALU source field. If it is one AB or AQ will be replaced by ZB or ZQ depending on to QO bit avoding an extra instruction for testing that bit and deciding to add register A or a zero.

Example: Multiply two numbers $583_{10} * 253_{10}$

```
1 0000 XLLLL DDDD FFFF SS 8 A 8D8 BS8 CCUU LDDDDDDD SHFT CO CI THLX S W H E 8 M
 2 0000 *---
3 0000 *
4 0000 *
                                      TWO'S COMPLEMENT MULTIPLICATION
REGISTER 0 CONTAINS THE MULTIPLIER
REGISTER 1 THE MULTIPLICANT
  6 0000 *
7 0000 *
8 0000
                                      LOAD REGISTERS @ AND 1
OR DZ @ ALU PIP D563
OR DZ 1 ALU PIP D253
MOVE MULTIPLIER TO Q REGISTER
9 0001
10 0002 *
                             LRF
16 6862 *
11 6882 *
12 6883 *
13 8684 *
15 6884 22
16 6885 *
17 6885 *
19 6885 *
20 6885 *
22 6885 *
22 6885 *
23 6885 *
24 6886 *
24 6886 *
25 6887 *
26 6887 *
27 6810
                                       OR ZA 6
                                       CLEAR REGISTER 3 AND MOVE COMPL(15-2) INTO COUNTER
                                      AND ZE 3 LDCT 01762
CONDITIONAL ADD AND SHIFT 15 TIMES
ADD AB 3 1 RPCT L22 SI
                             LROD ADD AB 3 1
                                                                                                          SRAL
                                      CONDITIONAL SUBTRACT AND SHIFT (IN THE LAST CYCLE THE SIGN
OF THE MULTIPLIER IS EXPHINED AND A SUBTRACTION RATHER THAN A
ADDITION IS THE RIGHT OPERATION TO GET A CORRECT
THO'S COMPLEMENT PRODUCT
                            LROD SUBR AB 3 1 SRAL CH
MOVE LEAST SIGNIFICANT PART OR PRODUCT TO REGISTER 2
                                                                                                                                                               М
                                       OR ZOZ
                                       FINAL RESULTS IN REGISTERS 2 AND 3
                             NOP
                                      OR
OR
                             NOP
                                                                                JΖ
```

Program flow

9999999	035107	170000	999915	000004	DATA	BUS	ı.	001107	
000001	034375	170400	000015	000004	DATA	BUŠ		001107	585
900002	034000	140000	000001	999999	DATA	BUS		999375	253
900003 ·	031762	031400	000016	999999	DATA	BUS		001107	233
0000041	162004	011437	020160	999999	DATA	BUS	t	000000	
2020041	162004	011437	920160	999999	DATA	BUS		000375	
000004	162004	011437	020160	000000	DATA	BUS	1	000573	
0000041	162004	011437	020160	969699	DATA	BUS		000672	
0000041	162004	011437	929169	999999	DATA	BUS	1	000335	
9999941	162004	011437	020160	000000	DATA	BUS	1	000156	
000004	162004	011437	020160	999999	DATA	BUS	1	00006 7	
000004	162004	011437	020160	999999	DATA	BUS	1	000430	
0000041	162004	011437	020160	999999	DATA	BUS	4	000214	
0000041	162004	011437	020160	000000	DATA	BUS	t	990196	
9999941	162004	011437	020160	000000	DATA	BUS	t	000440	
000004	162004	011437	020160	000000	DATA	BLIS		000220	
0000041	162004	011437	020160	999999	DATA	BUS		000110	
9000041	162004	011437	020160	999996	DATA	BUS	1	000044	
0000041	162004	011437	020160	000000	DATA	BUS	1	888888	
0000051	034000	111430	020020	999999	DATA	BUS	ı	000011	
900006	034000	121000	000015	909999	DATA	BUS	£	000004	
0000071	034000	131460	000005	999999	DATA	BUS		040053	R
9000101	909999	131000	999995	000000	DATA	BUS		000002	P

Register 3 = 16427 = 16427 Register 2 = 2*65536 = 131072 583 × 253 = 147499

IV. Developing programs on the microcomputer

After having built the processor and checked the hardware one needs tools to develop programs. First tests were performed using an exorcisor manufactured by Motorola which is equipped with one teletype and two floppy discs. The PROMs are replaced by the exorcisor's internal memory. The binary code is typed into the memory using an editor. The output and behaviour of the processor is checked with a logic analyser. This procedure is cumbersome because one has to type in binary code and whenever an instruction is inserted all addresses must be recalculated. Note that the program for reading pattern units, ADCs and TDCs is in our case 246 64-bit instructions long giving a total of 15744 bits so that the chance for errors increases. The advantages are that one can test the processor at design speed because the memory is fast enough and that one can produce PROMs with this machine.

It soon turned out that one needs an assembler and a medium size computer with lineprinter and discs to write and test programs. Therefore the exorcisor was replaced by the online computer and the PROMs were replaced by a PROM simulator. The simulator is connected to the PROM sockets in the microcomputer and contains an address register (10 bits wide), one data register (64 bits wide) and one connection to clock the processor. In this configuration the program is edited in a readable assembler format with comments on a known computer, relieving the user of the need to learn a new editor and operating system. Then the program is checked and translated by the assembler and printed on the lineprinter. The online computer then loads the first instruction into the prom simulator, produces one clock cycle and reads the next address from the address register. The microcode for this address is then loaded for the next cycle. In addition the online computer can read via CAMAC the information of the microprocessor's internal bus. The whole program flow can be printed on a lineprinter and checked. An example of program flow is given in Fig. 9. With this method it is possible to check the logic of a program but one cannot test the behaviour of the microprocessor under realtime conditions with design speed. The one-register promsimulator was therefore replaced by a simulator with a complete memory which can be loaded and controlled by the online computer in the same way as described above.

When the development of the program is finished, it can be run at full speed by using the internal clock of the microcomputer. If problems occur at this stage one can check the program addresses on the LEDs and easily modify the routines.

V. An example: Program to read pattern units, ADCs and TDCs

In the experiment we have to read out via Camac latches which are set by phototubes or meantimers. Some phototubes are connected to ADCs or TDCs or both. Therefore we define different groups of counters according to the different parts of the detector. For each group the number of members, number of ADCs and TDCs per member and the different Camac addresses are defined in a parameter list PARLIS.

The microprocessor is the first readout device which is started by the experiment computer after an event interrupt. It might be that the conversion of the ADCs and TDCs has not yet finished when the program is started. Therefore the pattern units are read out first in one block and stored into the memory (600 μ sec). The bit pattern is then tested together with the information of the parameter list and only those ADCs/TDCs which have a corresponding bit in the bit map are read.

The cycle time of the scanner is 200 nsec which is fast compared to the CAMAC read out time in a branch ($^{\circ}3$ µsec). To save time the CAMAC cycles and the computation of the next CAMAC addresses are overlapped.

CAMAC errors do not cause a hang up of the system. If a CAMAC ready signal does not appear within 5 usec the readout is ignored, a zero is stored into memory, the actual CAMAC address is copied into memory and the number of errors is increased. This allows the main computer to check the system and to warn the experimenter.

The program is $366_8(=246_{10})$ microinstructions long; the number of cycles and the read out time for a certain no. of bits set in each 24 bit word is:

										No. of cycles	Time for	
A11	pattern	units	with	0	bits	on	(No	ADCs,TDCs	read)	3028	0.ស	msec
11	11	11	11	6	P	D.				10234	2.1	"
11	Ш	a	0	12	n	"				17257	3.5	11
ħ	п	11	и	16	D.	11				23833	4.8	14
11	11	a	II .	24	11	п				30037	6.4	44

More details about this program are given in Apendix A.

VI. Outlook

The processor was produced in two versions by an outside company [6]:

- Wire wrap version with wire wrapping on the same side as the ICs. The cycle time of this processor was 400 nsec and didn't run very reliably.
 Most problems came from bad contacts or wires broken at the wrapp pins.
- 2) Layout version. After removing some layout errors this version runs with PROMs at a cycle time of 200 nsec. From time to time the program does not work correctly and overwrites the parameters. After checking the timing and replacing some chips by faster ones there are no more problems.

In future it might be useful to use two microprocessors to read out complete events. After an event has been read and digested by the first processor the gates can be opened for the following event to be read by the second processor while data are sent to the online computer from the first one.

If this device were to be built over again, the following modifications should be kept in mind:

- 1. The processor should also be able to write information to CAMAC.
- It should have one or two autoincrement memory registers so that copying could be done with half the instructions,
- 3. The bits for memory select or write enable should not be part of the micro-instruction but should be decoded from the bus source or destination.
- 4. The processor's structure is copied from the structure of a bigger machine where several microinstructions are executed for one instruction in a fixed order. In our situation the whole program is written in microcode and the sequence of microinstructions should be variable. In the present processor it is not possible to load the next microcode address from the parameter memory to the sequencer or to load the hardware counter (74LS163) from the ALU. The Counter and the addresses register of the sequencer also should be connected to the internal bus.
- 5. The pipeline register for constants should be 16 bits long.

We would like to thank Dr. H.-J. Stuckenberg (DESY F56), Dr. B. Struck and H. Ölschläger (Company Dr. B. Struck) for numerous and fruitful discussions. Special thanks are due to Mrs. E. Hell for her efforts with the manuscript.

References

- 1) TASSO Collaboration, R. Brandelik et al., Phys. Lett. 83B (1979) 261
- A Modular CAMAC System Controller for the NORD-10 Computers using the GEC-Elliot System Crate Philosophy, J. P. Vanuxem CERN CAMAC Note 60-00, Nov. 1976
- Advanced Micro Devices
 The Am 2900 Family, Data Book
- 4) Advanced Micro Devices Microprogramming Handbook
- Advanced Micro Devices
 A Microprogrammed 16-Bit Computer
- Company Dr. Bernd Struck, Dorfstraße 163, D2000 Tangstedt/Hamburg Tel. 04109/6252

Appendix A

Al Program to read pattern units, ADCs and TDCs

In our experiment we want to read from different components the scintillation counter information.

Example: For the inner time-of-flight counter system we read for each of the 48 counters one latch for the mean timer and on each end one latch, one ADC and one TDC. This defines in our terminology three groups:

- 1. Read 48 latches without ADCs and TDCs
- 2. Read one side with 48 latches with one ADC and one TDC
- 3. Read other side with 48 latches with one ADC and one TDC.

For each group or component we therefore use the following information:

- 1. No. of latches per group
- 2. No. of ADCs to be read for each latch
- 3. No. of TDCs to be read for each latch
- 4. CAMAC address for the first pattern unit in the group. If this field is zero the CAMAC addresses of the previous field are continued
- 5. CAMAC address of the first ADC
- 6. CAMAC address of the first TDC

An example of the parameters is given in Fig. Al. Dummy groups with zero number of latches are inserted for future development.

The final data will be stored in two different banks, one bank (BITS) for the pattern units and one bank (ATDC) for the ADCs and TDCs. After an event interrupt the microprocessor is started and creates the BITS bank. As the latch information is available immediately after the interrupt this information is read out in one block. Then the ATDC bank will be created and the ADCs and TDCs can be read after computing the actual CAMAC address. In order to save computer time the CAMAC cycles and the computation of the next addresses are overlapped. Fig. A2 shows a flow chart of the program. Each box corresponds to one subroutine with a label. The actual coding of the pattern unit readout part is shown in Fig. A3. This source text is then compiled to produce an absolute binary code shown in Fig. A4 which can be placed into a PROM or a RAM.

Before starting the program the parameters must also loaded into the parameter memory. This is done by a separate program at the beginning of each run. The parameters are reformatted and organized in a way that the computation is fast. First all parameters for the BITS bank and CAMAC addresses for the latches are stored followed by the ATDC bank and ADC/TDC addresses. The final parameters and the result of the readout is shown in Fig. A5.

A2 Parameters in memory and registers used by the program

In this chapter we describe the parameters in memory and the usage of the 16 registers.

Parameters:

```
Not used
27
       Camac subaddress A for ADCs of current group
       Number of subaddresses per ADC module (12)
29
30
       Actual CNA Camac address
31
       Actual branch address
32
       Camac subaddress A for TDCs of current group
33
      Number of subaddresses per TDC module (8)
34
       Actual CNA Camac address
35
       Actual branch address
36
       Camac CNA address of current Camac transfer
37
       Camac branch address + Camac function*8
38
       Number of errors of Camac transfers
39
       Last Camac CNA address causing an error
40
       Last Camac branch causing an error
41
       Address of ATDC bank (points to second part of length word)
42
       Address of BITS data-1
43
       Not used
48
       Address of length word for all data
       No. of total words if no bits were sat
       Address of bits bank
       Parameters of BITS bank
       Parameters for readout: CNA
                for each 24 bit pattern unit
             At end of bit readout
       Parameters of ATDC bank
       No. of bits in first group
               of ADC. If no ADC is used for this group = 0
               of TDC. If no TDC is used for this group = 0
               At end of ADC readout.
```

Registers used by the program

- 0 Not used
- No. of previous bit in the group. This register is used together with register 15 to compute the next CNA address for ADCs or TDCs.
- 2 Address register for data written into memory. The Camac wait and readout routine use this register to store data into memory.
- 3 Address register to read parameters from the memory
- 4 Contains the bit data word. This register is shifted to test for bits
- 5 Sratch register
- 6 Address register pointing to Camac CNA
- 7 Scratch register
- 8 Register indicates whether an ADC or TDC should be read out and if a Camac cycle is started
- 9 This register keeps the number of bits in the group
- A Number of shifts executed with register 4. This register is used to check if the next bitword should be used
- B Scratch register
- C Address register to pointers in ATDC bank
- E Not used
- F Counter inside the group

Appendix B

The monitor and test program

In this section we describe briefly the possibilities and commands of the program for loading and checking the microprocessor.

The program name is SIM-PROG and can be loaded by any user. It has the micro-program and a standard parameter set as default in a BLOCK DATA.

READ-MIC Read microprogram from disc file. If no filename is given, the previous file name will be used.

READ-PAR Read parameter list PARLIS from disc

INITCAM Initialize the microprocessor. The parameters and the microprogram are loaded into memory. The processor is set to wait.

START The processor is started. If it is connected to the internal clock the microprogram is executed

RESETMEC Resets the microprocessor to zero address. This command is executed only if the processor is running with it's own clock. Otherwise you have to execute one cycle by pressing the return button

READ-ADR Reads the actual address of the microprocessor. With this command one can check whether the processor has finished. It can be given if the processor is running or waiting

TEST-LAM Test LAM1 or LAM2 interrupts
The processor is started. After 40 msec it is reset, LAMs are cleared and then started again

The following commands are useful for program developing. The processor is clocked externally under program control.

RUN-MEC Gives one clock signal after another to processor and reads the micro code address. If this address is equal to the break-point no more pulses are generated, and the last address and no. of cycles are printed

BREAKPNT Set an octal address to finish the running of the processor

LOOP For a given number of loops one clock pulse is generated after another. At each cycle the address, the microcode and information of the internal bus is printed

CONTINUE (Return)	Generates one clock cycle, reads the next address and the internal bus
RAMCAMAC MECCAMAC	Set the CAMAC address for the RAM-prom-simulator Set the CAMAC address for the MEC-prom-simulator
READ-MEM	Read the parameter and data memory of the processor from lower to upper address and print the information
WRITEMEM	Write test data into the memory
READ-RAM	Read the loaded microcode from the promsimulator
UPDATMIC	Change microcode in octal format without using the assembler. If only some bits or addresses need to be replaced this command can be used. It asks for the octal line number, prints out the old contents and reads in octal format the undated information. Afterwords an INIT must be given to load the processor with the updated code
UPDATPAR	Change parameter list PARLIS. First one can change the number of groups and then edit each line. If the line number is zero this task returns. An INIT must be given afterwards
LIST-MIC LIST-PAR PROTOCOL	Prints the microprogram in binary format " " parameters PARLIS One can change the output file with this command to LINE-PRINTER or TERMINAL
MEM-MEC	A pattern is loaded into the processor's memory and verified
MEM-RAM	The prom -simulator's memory is checked
OUTBLOCK	A FORTRAN BLOCK DATA program with the microcode in DATA statements is $\ensuremath{generated}$

The parameters are written to a direct access file.

OUTPARDA

Appendix C

We describe in this chapter the circuit diagrams and the hardware realization of the following three devices:

- 1. Microprocessor
- 2. PROM simulator with single register
- 3. PROM simulator with complete memory

The CAMAC instructions for all three devices are summarized in Table C1.

C1 _ MEC Microcomputer

The MEC microcomputer is a two slot wide CAMAC module which resides inside the Fisher/GEC-Elliot system crate. Apart from the standard CAMAC connections and the arbitration highway it has one Lemo input to indicate an event and another one to clear the device. Fig. C.1 shows the photograph of the processor equipped with PROMs. For program.development and testing the PROMs can be replaced by a PROM simulator via cables.

On one board we have the arithmetic and logic unit ALU (Fig. C.2), the sequencer with test multiplexer and hardware counter (Fig. C.3) and the PROMs (Fig. C.4). This board is connected via 4 flat cables to the memory part: Fig. C.5 shows the memory for parameters and data which can be accessed by the processor or via CAMAC. Part of this board is the CAMAC standard decoder (Fig. C.6). The bus management for the arbitration highway, the CAMAC data register and the circuits for the CAMAC functions are presented in Fig. C.7. The arrangement of the electrical parts on both plates can be seen in Fig. C.8 and C.9.

C2 PROM simulator with single register

This module is three CAMAC slots wide with sockets on the front for the PROMs. Using this module the online computer reads the PROM address, transfers a microinstruction to the registers and generates one clock cycle. Because the timing in this nearly static mode is not critical the cables between this simulator and the processor can be long (\sim 1 m). Fig. C.10 shows the circuit diagram of this simple device.

- 39 -

C3 The PROM simulator with full memory

This PROM simulator is a single slot wide unit and contains a 1K/64 bit word memory which can be accessed by the microprocessor via short (20 cm) cables replacing the PROMs. Short cables are necessary because the processor should run with this memory also at full speed (200 nsec cycle time). If a microprocessor with more than 64 bits/word is tested one can use two PROM simulators in parallel. A photograph of the simulator together with the cables is shown in Fig. C.11 and a circuit diagram in Fig. C.12. Memory chips are available over a wide speed range from 70 nsec to 450 nsec. Seen from the online computer the memory is organized as 4K/16 bit word and is addressed via a counter so that DMA transfers can be used. A LEMO connector can be used to clock the microprocessor. The address of the microprocessor is displayed on LEDs and readable via CAMAC. The arrangement of the electronic circuits can be seen in Fig. C.13 and the no. of pieces needed to build the simulator in Table C2.

<u>Table 1:</u> Components in the TASSO experiment and their readout electronics

	Component	Readout electronics
<u> </u>	Composite	Readout efectionies
1)	4 Beam pipe counters with a phototube at each end	8 Pattern units 8 ADCs 8 TDCs
2)	Proportional chamber with 4 layers of anode wires $(4 \times 480 = 1920 \text{ anodes})$ and 8 layers of cathode strips $(8 \times 120 = 960 \text{ cathode strips})$	2880 wire addresses
3)	Drift chamber with 15 layers with 72 to 240 wires	2340 drift chamber TDCs
4)	48 inner time-of-flight counters with a phototube at each end and one mean timer	144 Pattern units 96 ADCs 96 TOCs
5)	24 endcap time-of-flight counters	48 Pattern units 48 ADCs 48 TDCs
6)	8 barrel liquid Argon submodules with 156 big towers, 636 small towers, 504 z-strips, 72 :-strips, (1368 x 8 = 10944 channels)	10944 ADCs
7)	2 liquid Argon endcaps with 216 big towers, 864 small towers, 288 Ψ -strips, 522 R-strips (1890 x 2 = 3780 channels)	3780 ADCs
3)	4 planar dirft chambers (128 + 32 wires)	640 drift chamber TDCs
9)	2 Čerenkov counters (Aerogel: 192 channels, CO ₂ : 64 channels, Freon: 64 channels	320 ADCs (ERS2280)
10)	2×48 hadron arm time-of-flight counters with one phototube on each end and one meantimer	240 Pattern units 192 ADCs (LRS2280) 192 TDCs
11)	2 x 80 shower counters	160 ADCs (LRS2280)
12)	Muon chambers (720 + 720 + 336 x 4 + 480 x 2)	3744 addresses
13)	2 x 16 scintillation counters forward detector	32 Pattern units
14)	4 forward detector proportional chambers with 384 channels	1536 addresses
15)	Leadglass blocks forward detector	96 Pattern units 96 ADCs

Table 2: Format of an event after formatting in the online computer

The information is grouped into Banks


Bankname	Contents
'EVNT'	Indicates an event. Run number, day, time
'PROP'	Information of the cylindrical proportional chamber
'DRFK'	Driftchamber information (cylindrical and plane chamber)
'PRFO'	Forward detector proportional chamber
'MUON'	Muon chamber information
'BITS'	Pattern units from TOFs, Forward detector,
'ATDC'	ADCs and TDCs
'ADCN'	Northarm LRS2280 ADCs
'ADCS'	Southarm LRS2280 ADCs
'LIAR'	Barrel liquid argon
'LIAE'	Endcap liquid argon
'CAMC'	Counter and timing information
'LUMI'	Luminosity monitor

<u>Table 3:</u> Example for a typical bank

Word	Contents
-6 -5 -4 -3 -2 -1 +0 1 2 3 4 5 6 7	Contents 'AT' 'DC' 0


Table 4: Table of bits in the microinstruction word

_	
Bit no.	Contents
0	Label field for addresses in loops, subroutine calls or for
] ;	constants used by the program
10	Field for instructions of the sequencer CCU. These bits are connected
	to the AM29811 which is connected to the AM2911, the counter and
13	test multiplexer
14	The bit inverts the information of the test multiplexer
15	This field selects the condition in the test multiplexer like A ≥ B, 'true', CAMAC Q, Data ready, F = Q, Carry,
18	true, craine q, base recoup, r - 0, carry,
19	Multiply bit to control the ALU function in multiply operations
20	Address of A register for the ALL
23	Address of A register for the ALU
24	A 11
27	Address of B register for the ALU
28	Field for the ALU source. A-register, B-register, Q-register,
30	Data, 'logical zero'
31	Field for the ALU operation like add, subtract, and, or, exclusive
33	or
34	Destination of the ALU result Data can be stored into the register
: 36	file and into the Q-register. Before storing them they can be shifted
37	Multiplexer of carry in. This may be high, low, the carry and
:	carry
38 39	Multiplayor for carry out. The output of this multiplayor can be tested
:	Multiplexer for carry out. The output of this multiplexer can be tested or shifted to the ALU. The inputs are high, last carry, low, bit 0 of
41	Q-register, the sign bit,
42	Shift control bits. These bits are connected to the shift multiplexer
47	\$1\$6 in Fig.6
48	These bits control the sources of the internal bus (ALU, Memory, Camac data register)
50	
51	Destination of the internal bus (ALU, Memory, Camac command register)
53	
54	Error bit to signal a LAM2
55 56	Bit indicating a request to the system crate Busy bit
57 58	Memory select bit if data are transferred to or from memory Write enable bit to write data to memeory
59	Not used.
63	




Side view of the TASSO experiment. Positrons are coming from the left, electrons from the right. The interaction region is surrounded by proportional chambers, a drift chamber and time-of-flight counters. Outside the coil are liquid Argon shower counters. The forward detector is used for luminosity measurement and electron detection for $\gamma\gamma$ physics.

TASSO ONLINE CONTROL CONFIGURATION



TASSO CAMAC CONFIGURATION






Fig. 4 Bus organisation in the microprocessor. Data can be moved from different sources (pipeline register, data memory, ALU, CAMAC) to various destinations (ALU, memory, address and CAMAC command registers).

	Mnemonic		AQ	AB	ZQ	20	ZA	DA	6	OZ 7
			0	1	2	3	4	5		
Mnemonic	O 5 A 4 L 3	Source	A. Q.	A, B	0, 9	О, В	Q, A	D, A	D, Q	D, O
	0	Cn = L R Plus S	A · CL	A.R	ū	н	Α	U+A	D+Q	b
CCA		Cn - H	A+U+1	A+8+1	Q+1	#+1	AH	D+A+1	D+Q+1	(1)-1
CLIBB	1	Cn = L S Minus R	Q-A-I	B-A-1	Q=1	H-1	A-1	A-()-1	Q-D-1	-D-1
SUBR	'	Cn - H	Q-A	H-A	a	н	Α	A = D	u ~0	-0
	2	Cn = L R Minut S	A-U-1	A-8-1	- Q-1	-H-1	-A-1	U-A-1	D=Q-1	D-1
SUBS	Ľ	Cn = H	A-0	A-#	u	-н		() A	n- <i>a</i>	L,
OR	3	RORS	A . Q	А. Н	Q.	e	A	u . А	သ ့ ရ	٥
AND	4	R AND S	A - Q	АН	o	0	o	D A	ပေဒ	()
NOTR	5	Ř AND S	X · G	⊼∙н	u	Ħ	Δ	D A	⊡ · Q	0
EXOR	6	R EX-OR S	ργΩ	7 4 B	ú	В	А	D∀A	D≠Œ	D
EXNO	7	REXINORS	AVQ	ĀVU	ā	Ē	Ā	O¥Ā	0 7 0	ū

Source Operand and ALU Function Matrix.

MICROPROCESSOR SLICE BLOCK DIAGRAM





Fig. 5 Arithmetic and logical unit.

Fig. σ Shift/rotate wiring in the microprocessor. The contents of the most or least significant bit in registers depend on the selectors steered by the microcode bits 50-55.



AM 2911 MICROPROGRAM SEQUENCER BLOCK DIAGRAM




Fig. 7 The next address in the microprogram may be taken from the pipeline register (external address), the stack or the internal counter.

Microcode instruction

Address

Internal bus

000262+	034400	154200	000015	000404 POTO PLE .	~~~~~	
000263	034002		000015	000404 DATA BUS 000404 DATA BUS	000000	C-4 ADC - atting mode
000264	002056	053140	000005	000404 DHIH BUS	000400	Set ADC active mask
		133000		000440 DATA BUS 1	000006 000400 000002 000036	
999956 999957	034000 034000	143140 172400	000015 000015	000440 DATA BUS	0000036	A-A
0000050	034000	172400		001401 DATA BUS	999936 993926	Activate CAMAC
000000	034044	000000 142520	000004	000444 DATA BUS	003026	0114 0000
000061	034000	142520	000005	003410 DATA BUS	000044 003026 003026 000037 000002	CNA = 3026
900062	034000	142520	000005	000420 DATA BUS	003026	
999963	034000 034000 034000	043140 172400 142520	000004 000015	000440 DATA BUS	<i>0</i> 03026	Branch = 2
000064±	0.14000	172400	000015	001401 DATA BUS	000037	
0000651	034000	142520	000015	000430 DATA BUS	000002	
000066	034045 024000 034200	143140 142520	000014 000005	000644 DATA BUS 003410 DATA BUS	000002 000045 000002 000200 121425	
999967	024000	142520	000005	003410 DATA BUS 000404 DATA BUS	0000 <u>45</u> _	
000265 000266	034200	054200	0000006	000404 DATA BUS	999992	Charle TOC harman
000266	146275	000006	000004	000400 DATA BUS	000200	Should a TDC be read
000267	034040	173140	000015 000005	000404 DATA BUS 000440 DATA BUS	121425	
090270	002276	133140	000005	000440 DATA BUS :	000 <u>040</u> 000040	_
000267 000270 000276 000277	002276 034000	052420 033000	000154	001401 DATA BUS :	000040	
909277	034000	033000	000014	000440 DATA BUS	000005	
000300	874800	173400	000015	001401 DATA BUS +	000041	Compute CNA for
909301:	034000	173400 033000	000014	000440 DATA BUS :	000041 000010	compare our for
999392:	034017	175400	000012	000404 DATA BUS	000042	next TDC
000303:	010000	055660	000016	001401 DATA BUS	000017	HEXT IDC
000304 000305	034000	055660 112560	000014	000400 DATA BUS	000017 002225	
20030S	172020	055664	000154	000404 DATA BUS	177776	
000306	034000 172020 034000	012550	000016 000014 000154 000154	000400 DATA PUS I	000020	
000306 000307	0:14020	012560 155660		000404 DATA BUS 003410 DATA BUS	000006	
ดดดาเด	034000 034002	115520 153140 133000	000005	003410 DATA BUS	000020	
000311	034002	153140	000014	000404 DATA BUS	002226	
000312	034000	133000	000005	000440 DATA BUS	20222	
000311: 000312: 000313:	024000	1 12 4000	000005	003410 DATA BUS	000040	
000271	034400	054200	000006	003410 DATA BUS : 000404 DATA BUS :	200000	
0002721	102070	054200 033006	999914	000400 DATA BUS	000400	Was CAMAC activated
9999791	102070 006073	031004	000014 000014	000400 DATA BUS 1	0000041	nos orano de linaced
000271: 000272: 000070: 000071: 000072:	034000	172400	000017	000402 DATA BUS	000040 000006 000400 000411 001210	WAIT for CAMAC and read out
202072:	02.4000	172400 132400 033140	000005	003410 DATA BUS	177777	mail for childe and read out
999273:	002056	033140	000014	000440 DATA BUS	177777	
aggare.	034000	143140	000015	000440 DATA BUS	999942 999942 992226 992226 992226	
000057	034000	477400	22224	001401 DATA BUS	000042	Activate CAMAC
999969	034044	000000	000004 000005 000005	000444 DATA BUS	802225	ACCIVACE CAPIAC
000061	034000	142520	200005	003410 DATA BUS	0000044	CNA = 2226
000061 000062	034000 034000	142520	200005	003410 DATA BUS : 000420 DATA BUS :	202222	CNA - 2220
000063	034000	043140	200004	000440 DATA BUS	002220	Dunmah O
0000641	034000	172400	000004 000015	000440 DATA BUS 001401 DATA BUS	0000043	Branch = 2
000065	034000	116700	000013			
999966	ACCU-CO		202215	000430 DOTO BUE	000013	
	074045	172400 142520 142520 043140 172400 142520	000015	000430 DATA BUS	000002	
200067	034045	113116		000644 DATA BUS	000000	
999967	034045 024000	142520		000430 DRTR BUS : 000644 DRTR BUS : 003410 DRTR BUS :	000000	Sat ADC pative made
999967 I	034045 024000 035000	142520	999995 999915	000430 DATA BUS : 000644 DATA BUS : 003410 DATA BUS : 000404 DATA BUS :	000000	Set ADC active mask
999967 I	034045 024000 035000 024000	142520 154200 140760	999995 999915 999915	000430 DATA BUS : 000404 DATA BUS : 000404 DATA BUS : 000404 DATA BUS : 000400 DATA BUS :	000000	Set ADC active mask
000067 000274 000275 000247	035000 024000 034000	142520 154200 140760	999995 999915 999914	000430 DATA BUS : 000644 DATA BUS : 003410 DATA BUS : 000404 DATA BUS : 000400 DATA BUS : 000400 DATA BUS :	000000	Set ADC active mask
000067 000274 000275 000247	035000 024000 034000	142520 154200 140760 035000 117620	000005 000015 000015 000014 000004	000430 DATA BUS : 000644 DATA BUS : 003410 DATA BUS : 000404 DATA BUS : 000400 DATA	000000	Set ADC active mask
000067 000274 000275 000247	035000 024000 034000 036234 106154	142520 154200 140760 035000 117620 000004	999995 999915 999914 999994 999994	0006430 DATA BUS : 000644 DATA BUS : 000640 DATA BUS : 000404 DATA BUS : 000400 DATA	000002 0000 <u>45</u> 000002 001 <u>000</u> 000007 0000 <u>17</u>	Set ADC active mask Check next bit
000671 0002741 0002751 0002471 0002501 0002341	035000 024000 034000 036234 106154	142520 154200 140760 035000 117620 000004	999995 999915 999914 999994 999994	0006430 DATA BUS : 000644 DATA BUS : 0003410 DATA BUS : 000404 DATA BUS : 000400 DATA BUS : 000400 DATA BUS : 000400 DATA BUS : 000400 DATA BUS : 000404 DAT	000002 0000 <u>45</u> 000002 001 <u>000</u> 000007 0000 <u>17</u>	Set ADC active mask Check next bit
300067 300274 300275 300275 300250 300234 300235 300235	035000 024000 034000 036234 106154	142520 154200 140760 035000 117620 000004	999995 999915 999914 999994 999994	0004430 DATH BUS 1 000644 DATH BUS 1 003410 DATH BUS 1 000404 DATH BUS 1 000400 DATH BUS 1	900002 900045 900002 901000 900017 177757 121425 900017	
300067 300274 300275 300275 300250 300234 300235 300235	035000 024000 034000 036234 106154	142520 154200 140760 035000 117620 000004	999995 999915 999914 999994 999994	9004430 DATH BUS 1 903644 DATH BUS 1 903410 DATH BUS 1 9004040 DATH BUS 1 900400 DATH BUS 1	900002 900045 900002 901000 900017 177757 121425 900017	Set ADC active maskCheck next bit All bits done?
300067 300274 300275 300275 300250 300234 300235	035000 024000 034000 036234 106154	142520 154200 140760 035000 117620 000004	999995 999915 999914 999994 999994	9004430 DATH BUS 1 903644 DATH BUS 1 903410 DATH BUS 1 9004040 DATH BUS 1 900400 DATH BUS 1	999992 999945 999992 999997 999917 177757 121425 999917 121425	
300067 300274 300275 300275 300250 300234 300235	035000 024000 034000 036234 106154 034017 106242 034000 146314 034020	142520 154200 140760 035000 117620 000004	999995 999915 999914 999994 999994	000444 DATH BUS 1 000644 DATH BUS 1 0004404 DATH BUS 1 000400 DATH BUS 1	999992 999945 999992 999997 999917 177757 121425 999917 121425 999999	All bits done?
9999671 9992741 9992751 9992591 9992351 9992351 9992361 9992431 9993141	035000 024000 034000 036234 106154 034017 106242 034000 146314 034020	142520 154200 140760 035000 117620 000004	999995 999915 999914 999994 999994	000444 DATH BUS 1 000644 DATH BUS 1 0004404 DATH BUS 1 000400 DATH BUS 1	999992 999945 999992 999997 999917 177757 121425 999917 121425 999999	All bits done? Pattern unit
9999671 9992741 9992751 9992591 9992351 9992351 9992361 9992431 9993141	035000 024000 034000 036234 106154 034017 106242 034000 146314 034020	142520 154200 140760 035000 117620 000004	999995 999915 999914 999994 999994	000444 DATH BUS 1 000644 DATH BUS 1 0004404 DATH BUS 1 000400 DATH BUS 1	999992 999945 999992 999997 999917 177757 121425 999917 121425 999999	All bits done?
9999671 9992741 9992751 9992591 9992351 9992351 9992361 9992431 9993141	935900 924000 934000 936234 196154 934917 196242 934900 934900 934900 146322	142520 154200 140760 035000 117620 000004	999995 999915 999914 999994 999994	9004430 DATH BUS 1 903644 DATH BUS 1 903410 DATH BUS 1 903400 DATH BUS 1 900400 DATH BUS 1	900002 900045 900002 9010007 900007 177757 121425 900000 9017 901700 900020 900020	All bits done? Pattern unit
9999671 9992741 9992751 9992591 9992351 9992351 9992361 9992431 9993141	935900 924900 934900 936234 196154 934917 196242 934909 146314 934929 934909 146322 934929	142520 154200 154200 140760 035000 117520 0000004 050240 0000004 112100 114206 057760 117640 017620 142764 175000	900005 900015 900015 900014 900004 9000005 9000005 9000005 900154 900015 900015	000443 DATH BUS 1 003644 DATH BUS 1 003410 DATH BUS 1 000404 DATH BUS 1 000400 DATH BUS 1	900002 900002 901029 901029 177757 121425 909017 121425 909029 901799 900029 900029	All bits done? Pattern unit
9999671 9992741 9992751 9992591 9992351 9992351 9992361 9992431 9993141	935900 924900 934900 936234 196154 934917 196242 934909 146314 934929 934909 146322 934929	142520 154200 154200 140750 035000 117620 900004 950240 900004 11206 957750 117640 917620 142764 175000 117620	900005 900015 900014 900004 900005 900005 900005 900005 900015 900015 900015 900015	9004430 DATH BUS 1 903644 DATH BUS 1 903410 DATH BUS 1 900404 DATH BUS 1 900400 DATH BUS 1	900002 900002 901029 901029 177757 121425 909017 121425 909029 901799 900029 900029	All bits done? Pattern unit
9000671 9002751 9002751 9002501 9002351 9002351 9002361 9002421 9003161 9003161 9003201 9003201 900321	935909 924909 934909 936234 196154 934917 196242 934909 146314 934909 934909 94909 94909 94909 94909 94909	142520 154200 154200 140750 035000 117620 900004 950240 900004 11206 957750 117640 917620 142764 175000 117620	9000015 900015 900014 900004 900005 900005 900005 90015 90015 900015 900015	0004430 DATH BUS 1 003644 DATH BUS 1 003410 DATH BUS 1 0004400 DATH BUS 1	900002 900045 900002 901020 900007 900017 121425 900017 121425 900020 90010 900020 900010 900020 900010 900020 900010	All bits done? Pattern unit remaining bits are zero
9000671 9002741 9002751 9002501 9002351 9002351 9002361 9002431 9003161 9003171 9003201 9003211 9003211	935909 924909 934909 936234 196154 934917 196242 934909 146314 934909 934909 94909 94909 94909 94909 94909	142520 154200 140750 035000 117620 0000004 050240 000004 112100 114206 057750 017620 142764 017620 142764 017620 000004 050240	900005 900015 900014 900004 900004 900005 900005 90015 900015 900015 900015 900004 900004	000443 DATH BUS 1 003644 DATH BUS 1 003410 DATA BUS 1 000404 DATA BUS 1 000400 DATA BUS 1	900002 900045 900002 901020 900007 900017 121425 900017 121425 900020 90010 900020 900010 900020 900010 900020 900010	All bits done? Pattern unit remaining bits are zero
9000671 9002751 9002751 9002501 9002351 9002351 9002361 9002421 9003141 9003171 9003201 9003211 9003201 9002351	935909 924909 934909 936234 196154 934917 196242 934909 146314 934909 934909 94909 94909 94909 94909 94909	142529 154299 140769 935099 117529 9000994 950249 950249 917269 117649 917629 142764 175909 142764 175909 117629 900094 900004	900005 900015 900014 900004 900005 900005 900005 900154 900015 900015 900015 900015 900015 900015	900443 DATH BUS 1 903644 DATH BUS 1 903410 DATH BUS 1 903410 DATH BUS 1 903400 DATH BUS 1	900002 900002 901020 900007 900017 177757 121425 900017 121425 900020 901790 900020 900010 900020 900010 900020 900010 900020 900010 900020 900010	All bits done? Pattern unit remaining bits are zero Next Pattern unit
9000671 9002751 9002751 9002501 9002351 9002361 9002361 9003161 9003161 9003161 9003201 9003201 9002351 9002351 9002351	935909 924909 934909 934207 196154 934909 146314 934929 934929 934929 94929 94929 94929 965234 196154 934917 196242	142520 154200 140760 035000 117520 000004 050240 0000004 11200 017520 117640 017520 142764 175000 117620 000004 050240 000004 036400	9000015 900015 900014 900004 900004 900005 9000005 9000015 900015 900004 900004 900004 900004 900004	000443 DATH BUS 1 003644 DATH BUS 1 003410 DATA BUS 1 000404 DATA BUS 1 000400 DATA BUS 1	900002 900002 901020 900007 900017 177757 121425 900017 121425 900020 901790 900020 900010 900020 900010 900020 900010 900020 900010 900020 900010	All bits done? Pattern unit remaining bits are zero
3000671 9002741 9002751 9002591 9002351 9002351 90023421 9002421 9003161 9003171 9003201 9003201 9002361 9002361 9002361 9002371	935909 924909 934909 934207 196154 934909 146314 934929 934929 934929 94929 94929 94929 965234 196154 934917 196242	145520 154200 154200 035000 117620 000004 050240 050240 057760 117640 017620 142764 17500 117620 000004 056240 000004 056400	200006 900015 900015 900015 900015 900004 900004 900005 900004 900005 9000015 900015 900015 900015 900015 900016 900004 900004 900004	000443 DATH BUS 1 003644 DATH BUS 1 003410 DATA BUS 1 000404 DATA BUS 1 000400 DATA BUS 1	900002 900002 901020 900007 900017 177757 121425 900017 121425 900020 901790 900020 900010 900020 900010 900020 900010 900020 900010 900020 900010	All bits done? Pattern unit remaining bits are zero Next Pattern unit
9000671 9002751 9002751 9002501 9002351 9002361 9002361 9003161 9003161 9003161 9003201 9003201 9002351 9002351 9002351	935909 924909 934909 936234 196154 934917 196242 934909 146314 934909 934909 94909 94909 94909 94909 94909	142520 154200 140760 035000 117520 000004 050240 0000004 11200 017520 117640 017520 142764 175000 117620 000004 050240 000004 036400	9000015 900015 900014 900004 900004 900005 9000005 9000015 900015 900004 900004 900004 900004 900004	900443 DATH BUS 1 903644 DATH BUS 1 903410 DATH BUS 1 903410 DATH BUS 1 903400 DATH BUS 1	900002 900045 900002 901020 900007 900017 121425 900017 121425 900020 90010 900020 900010 900020 900010 900020 900010	All bits done? Pattern unit remaining bits are zero Next Pattern unit

Fig. 9 Example for program flow.

The processor is clocked by the online computer. After each cycle the address and the internal bus of the processor is read and listed together with the microcode instruction.

33 groups are used to read out




Fig. Al Example of parameters to read Pattern units, ADCs and TDCs.
These parameters will be reformatted and loaded into the memory at the beginning of each run.





Fig. A2a Flow chart of a program to read pattern units, ADCs and TDSc. Each box corresponds to a subroutine, CAMAC cycles and program execution are overlapped (Activate CAMAC, Wait for CAMAC).



0015 * 0015 *		SUBROUTINE TO READ 24 BIT W	·
0015 X 0015 X 0015 250	LRF	INCREMENT PARLIS POINTER ADD ZB 3 MAR ALS	CH S DEF DATA FEQ2 A TRUE CL S 54 FEQ2 AMAC TRUE TRUE AMAC TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE
0016	LRF	OR DZ 5 ALU MMS	S
0017 * 0017 0020 *	LRF	IF ZERO WE REACHED THE END OR ZA 6 3 MAR ALS CUP L2 REGISTER 6 POINTS NOW TO CN	DF DATA 52 FEGZ A
0020 * 0020	NOP	ACTIVATE CAMAC CJS L4	50 TRUE
0021 * 0021 251 0022 *	LRF	INCREMENT REGISTER 3 ADD DA 3 3 ALU PIP D2 READ NEXT PAR IS	CL.
0022 0023 *	LRF	OR ZA 6 3 MAR ALS	
0023	LRF	OR DZ 5 ALU MMS	S
0024 ¥ 0024	NOP	CJP L2	54 FEQ2
0025 ¥ 0025	NOP	WAIT FOR CAMAC CJS L4	10 TRUE
0026 ¥	1.0	READ HIGH ORDER DATA FROM C	AMAC
0027 ×	LU	MASK OFF FIRST BITS	
0027 0030 *	LU	SAUE REGISTER 5 (CAMAC INFO	RMATION) AND ACTIVATE NEXT CA
0030 0031 *	LRF	OR ZA 7.5 CJS L4	50 TRUE 5 AND STORE 1, 24 BIT WORD I
0031 ¥		OR ZA 7 5 RESTORE INFORMATION IN REG. MEMORY OR ZA 5 7 CUS L2 INCREMENT REGISTER 3 ADD DA 3 3 ALU PIP D2 READ NEXT PARLIS OR ZA 6 3 MAR ALS OR DZ 5 ALU MMS HAVE WE REACHED THE END OF LAIT FOR CAMAC READ HIGH ORDER FROM CAMAC END DZ ALU CAH MOSK DEF FIRST BITS	GE
0032 X	LRF	INCREMENT REGISTER 3	5 3
0032 0033 *	LRF	ADD DA 3 3 ALU PIP D2 READ NEXT PARILS	CL.
0033	LRF	OR ZA 6 3 MAR ALS	5
0034 0035 *	LRI	HAVE WE REACHED THE END OF	PARLIS
0035 0036 *	NOP	LIAIT FOR CAMAC	56 FEW.
0036 0037 ¥	NOP	CJS L4	10 TRUE
0037	LG	EXNO DZ ALU CAH	
0040 X 0040	LQ	MHSKUFFFIRSTBIIS	377
0041 *	, pr	STORE REG.S AND ACTIVATE CA	imac 150 true
0042 ×	LDF	รู้รู้อะรู้วัดคู่ครู เพรอะหคาเอ็น เหา	TO MEMORY
0043 *	LKF	NEXT PARAMETER	- IRUE
9824 * 9824 * 9826 * 9826 * 9826 * 9826 * 9827 * 9837 * 9831 * 9831 * 9831 * 9831 * 9831 * 9831 * 9832 * 9832 * 9833 * 9834 * 9835 * 9836 * 9836 * 9836 * 9836 * 9836 * 9836 * 9836 * 9837 * 9837 * 9837 * 9837 * 9838 * 9848 * 9844 * 9844 * 9844 * 9844 *	NOP	READ HIGH ORDER FROM CAMAC DAYS ALU CAH MASK DEF FIRST BITS AND DG ALU PIP C3 STORE REG.S AND ACTIVATE CA OR ZA 75 CJS LA STORE CAMAC INFORMATION INTO R ZA 57 CJS LA NEXT PARAMETER CJP LA	
0044 * 0044 *		END OF THE GAME HAIT FOR CAMPC CJS L4 READ HIGH ORDER PART EXMO DZ ALLI CAH	
9044 * 9044 * 9044 254 9045 * 9046 * 9047 * 9047 \$ 9047 \$ 9047	NUb	WAIT FOR CAMAC C.IS 14	(,) TRUE
0045 ¥		READ HIGH ORDER PART	,
0045 0046 *	<u>[_[3</u>	MASK OFF FIRST BITS	
0046 0047 *	LQ	AND DG ALUPIP D: STORE CAMAC	377
0047 * 0047 0050 * 0050	NOP	READ HIGH ORDER PART EXHO DZ ALU CAH MASK OFF FIRST BITS AND DG ALU PIP CC STORE CAMAC JUMP TO EXIT CJS L2	265 TRUE
0050 x	NOP	CJP LZ	252 TRUE
0051 * 0051 *		CJP LZ	
0054 555		CJS L- READ HIGH ORDER DATA FROM (EXNO DZ ALU CAH MASK OFF FIRST BITS AND DQ ALU PIP OT STORE THE DATA CJS LT	
0051 256 0052 *	NOP	READ HIGH ORDER DATA FROM (CAUAC INOR
0052 0053 *	LO	EXNO DZ ALU CAH MASK OFF FIRST BITS	
0053 Î	LQ	AND DO ALUPIP O	377
0051 256 0052 * 0053 * 0053 * 0053 * 0054 * 0055 * 0055 252	NOP	STUKE THE DHIH	27 0 TRUE
0055 * 0055 252	NOP	CJP L:	301 TRUE
0056 ¥			

Fig. A3 Microprogram to read out 24 bit pattern units as shown in Fig. A2a.

ADDR	BIT	WSBHE	BSD	BSS	SHIFT	СM	CI	DST	FUN	SRC	REGB	REGA	М	TMLIX	CCU	PIPELINE
2000	0000	999199	aaa	100	000000	000	00	011	011	111	0011	0000	0	00000	1110	0000110001
0001		000100	100	200	000000	900	<u></u>	001		011	0011		ĕ	00000	1110	0000000000
0002		001100	000	001	000000	000	õõ	011	011	111	0010	0000	ø	00000	1110	0000000000
600G	9999	999199	100	999	000000	999	99	011	900	011	0011	0000	0	000000	1110	0000000000
0004	0000	001100	000	001	000000	999	99	011	011	111	0101	9999	0	90900	1110	0000000000
0005	0000	000100	100	900	000000	900	80	0 01	011	011	0010	0000	0	00000	1110	00000000000
0006	99999	011100	001	990	999999	900	99	001	011	011	0101	0000	0	00000		C900000000
0007		000100	000	100	000000	999	11	011	990	101	0010	00:0	0	99999	1110	G ₂ 300001110
0010	9999	000100	100	100	000000	900	9 0	001	011	111	0000		0	000000		00.0101010
0011		011100	001	990	000000	900	90	001	911	011	0010	9900	0	30090	1110	0000000000
0012		000100	100	100	000000	999	99	001	011		9999	9999	ø	99999		0000100110
0013		011100	001	999	000000	000	90	001	100	011	0000	0000	0	900000	1110	0000000000
0014		000100	100	999	000000	000	99	011	999	011	0011	9999	ø	90000	1110	9000000000
0015		000100	100	900	000000	000	99	011		011	0011	9999	ŏ	000000	1110	0000000000
0015		001100	000	001	000000	0000	90	011		111	0101		0	00000	1110	0000000000
2017		000100	100	999	999999	0000	90	011		100	0110	0011	ŏ	11011	0011 0001	0000101101 0000101110
0021		000100	000	0000	999999	999	90	001	999	000 101	0000	0000 0011	0	99999	1110	00000000010
9922		000100		100	000000	999	11	011			0011 0110	0011	ø	99999	1110	00000000010
0023		000100 001100	100	999 991	000000	900	80	011 011	011	100	0101	9999	ő	99999	1110	0000000000
0024		001100	999	999	0000000	999	90	001		999	9999	9999	ő	11011	0011	0000100100
		000100	000	200	000000	000	80	001		888	9999		ø	99999		
		000100	900	011	000000	000	õõ	000	111	111	0000	0000	ě	00000	1110	00000000000
9927		000100	900	100		999	88	999	100	110	9999		ĕ	00000	1110	0011111111
0030		000100	888	999	999999	999	8	011	011	100	0111	0101	ĕ	00000		0000101110
0031		000100	000	200	000000	000	õõ	ěii	011	100	0101	0111	ĕ	00000		0001001101
0032		000100	000	100	900000	888	ĭĭ	ĕii		101	0011	0011	ĕ	00000	1110	20000000010
0033		000100	100	000	999999	000	ôô	ĕii			0110	0011	ě	00000	1110	
0034		001100	000	001	000000	000	20	011		111			ĕ	00000	1110	0000000000
0035		000100	000	000	000000	000	õõ			000	0000		õ	11011		0000101001
0036		000100	000	000	000000	200	ĕĕ			000	0000	0000	ŏ	00000		0000111000
0037		000100	000	011	000000	000	00	000	111	111		0000	ō	00000	1110	0000000000
0040	0000	000100	939	100	969999	999	90	999	100	110	9999	9999	0	000000	1110	0011111111
0041	0000	000100	900	999	000000	999	99	011	011	100	0111	0101	0	00000	0001	0000101110
		000100	000	999	000000	999	90	011	011	100	9191	0111	0	00000	0001	0001010000
0043		000100	000	000	000000	900	90	001	000	999	0000	9999	0	00000	0011	0000010001
0044		000100	999	999	000000	999	90	001	000	999		0000	0	00000		000001110000
0045		000100	000	011	000000	999	90	000	111	111	0000	0000	0	000000	1110	0000000000
		000100	900	100	999999	000	90	000	100	110	0000	0000	0	000000	1110	0011111111
		000100	000	999	000000	000	00	001	999	000	0000	0000	0	000000	0001	0001001101
0050		000100	000	000	000000		00			000			0	000000		0000101101
9951		000100	000	999	000000		80	001	999		0000		0	00000		0000111000
0052		000100	000	011	900000	000	00	000	111	111	0000	0000	0	00000	1110	0000000000
<u>0053</u>		000100	000	100	900000	900	90	000	100	110	0000	0000		90000	1110	0011111111
0054		000100	900	999	000000	900	00	001	900	000	0000			00000	0001	0001010000
0055 0056		000100	000	999	000000	000	00	001	900	000	9999	9999		00000		0001011011
9957		000100 001100	100	000	000000	900	90	011			0110	0110		000000	1110	00000000000
9960 0051		000100 000100	100	001	999999	000	00	011		111		9609		90000		0000000000 0000100100
	0000	COSTOO	100	100	000000	000	90	001	000	000	0000	*******	0	00000	1110	0000100100

Fig. A4 Binary dump of the assembler. Lines 15-55 correspond to the program shown in Fig. A3.




Fig. A5 Parameters and result in the memory of the MEC.

CAMAC commands for the processor

A2 F26 A2 F24	Set processor to wait Reset wait and start processor								
A2 F0	Read data/parameters from memory and increment address register								
A2 F16 A2 F17	Write address into memory address register Write data into memory and increment address register Reading/writing to memory is possible only in wait state								
A4,A5 F8 A4,A5 F10 A4,A5 F24 A4,A5 F26	Test LAM1, LAM2 Clear LAM1, LAM2 Disable LAM1, LAM2 Enable LAM1, LAM2								
A6 F1	Read microprogram address								
A7 F1	Read the internal bus								
A9 F0	Read error register (Error, address error, 1, busy)								
CAMAC comma	nds for single word PROM-simulator								
AO FO	Read Microprogram address								
A0 F16	Write Microprogramm instruction bits 0 - 15								
A1 F16	" 16 - 31								
A2 F16	" 32 - 47								
A3 F16	n 48 - 63								
A4 F16	Generate Clock Cycle								
A5 F16	Reset Microprocessor								
CAMAC single	word commands for the PROM-simulator with full memory								
A0 F0	Read data and increment address register								
AO F16	Write data and increment address register								
A0 F17	Write address to address register								
AO F24	Disable CAMAC transfer/Enable microprocessor access								
AO F25	Perform one clock cycle for microprocessor								
A0 F26	Enable CAMAC transfer/Disable micrprocessor address								

Table C1. CAMAC instructions

```
1 24 pin Socket
10 14 pin "
5 16 pin "
16 18 pin "
21 20 pin "
5 16 pin "Rundkontakt"socket
     Lemo socket
16 4045, 2114 or 2148 Memory ICs
 2 LS 244
10 S 240
 9 LS 240
 3 LS 05
 4 LS 08
 2 LS 32
 3 LS 191
 2 LS 138
 1 LS 154
 1 LS 74
11 LED
            CQY65 (Layer No. 19/011)
 2 330
            Widerstandsnetzwerke single in line
 1 - 1k\Omega
 5 1KΩ
 1 68 pF
 1 39Ω
    22 LF Tantal Kondensatoren
     10 uF Tantal Kondensatoren
34 10 gF Keramikkondensatoren
 7 Breitbanddrossel Valvo
 2 Dioden MRS10
```

Table C2: No. of peaces needed for the PROM simulator







Fig. Cl Layout of the MEC processor.















Fig. C5 Parameter and data Memory














Fig. C11 Layout of the PROM simulator with full 1K 64 bit word memory. The cables on the rigth hand side are connected to the PROM sockets of the processor.




Fig. C12 PROM simulator with full memory. The PROM's of the processor are replaced via cables by this module. The address of the processor is indicated by LEDs.




Fig. C13 ICs on microprogram memory 2790/1 (PROM simulator)