

# Design and simulation of an asymmetrical control strategy in single-phase five-levels inverter

**Daniel Santoso\* and Leonardus Heru Pratomo**

Department of Electrical Engineering Soegijapranata Catholic University Semarang, Indonesia

\*Corresponding author's e-mail: 16f10004@student.unika.ac.id

**Abstract.** The revolution of 4.0 industry refers to power electronics technology development, including multilevel converter that more superior than conventional converter. Multilevel converter has less harmonics disruption, a few switches, and a lower cost. This paper is discussing about the new strategy in the five levels of asymmetric inverter, and some comparison to a conventional inverter which already existed. Focused on the design construction from five levels of the converter resolve the limitations of the conventional converter. Produce lower harmonic distortion, this construction was designed and stimulated using PSIM software. The result in real time shows THD value of 3,75%.

## 1. Introduction

The development of power electronics technology very needed in 4.0 industrial revolution. Digital transformation makes the development of power electronics technology increase. Multilevel inverter included in the development of power electronics technology. The enhancement of efficiency and flexibility in building a strategy to control five levels of the inverter be the main challenge. Conventional converter which already existed have some shortcoming. Besides limited by their component power ratings, less efficient, and less flexible, also had a higher THD than a multilevel converter [1]. Multilevel inverter complete and improve what become the deficiencies. The general configuration of the Multilevel converter is to synthesize a sinusoidal voltage from several levels of voltages typically from n number of levels of voltages [2]. Asymmetric Topology means that we give different values of voltages to each number of input sources [3]. The proposed asymmetrical configuration uses a less number of switches to get more levels [4]. Asymmetric multilevel inverters can be used to provide a large number of output levels without increasing the number of switches [5]. The disadvantage of multilevel power conversion is in terms of the higher number of semiconductor switches [6]. But multilevel converter has several advantages over a conventional two-level converter that uses high switching frequency pulse width modulation (PWM) [7]. The five-level inverter adopts from unipolar inverter. With the filter circuit which gave a better sinusoidal output waveform compared to the bipolar inverter [8]. Therefore, the five-level inverter gave a better performance in power quality output [9]. In this topology had a zero-crossing detector. Zero crossing measure the signal correctly if had an unbalanced signal form, includes spike / sags between positive and negative periods which made the system unstable [10]. The THD of the five-level inverter is much less than the conventional multistring three-level inverter because of additional auxiliary circuit has high switching losses [4].



## 2. Inverter operation and control strategy

### 2.1. Inverter switching mode operation

The five levels of diode clamped inverter have 8 main switches [11]. Other new five-level of flying capacitors inverter using six power semiconductor switches [6]. This paper discusses about a new topology of the five-level inverter which has fewer semiconductor switches, shown in figure 1. A new five-level inverter only using five semiconductor switch, one diode, but needs two DC sources. The Diode is operated in forward bias from in the between the first DC source ( $V_{dc1}$ ) and the second DC source ( $V_{dc2}$ ), heading after semiconductor switch ( $S_5$ ). At the end of the inverter output before heading to the load there is a filter. This inverter work with 5 mode operation[12].




Figure 1. Topology

#### 2.1.1. The Operation mode 1

When the power switch  $S_5$  and  $S_1$  are conducted. The current flow from the voltage DC source ( $-E-E$ ) to the load. Through the power switch  $S_3$ , the current flow returns to the voltage DC source ( $-E-E$ ). The illustration of operation mode 1 shown in figure 2. This represented in question (1).





Figure 2. The operation mode 1

$$\begin{aligned} E - E &= V_{(L)} + V_{(o)} \\ L\Delta i_{(L)} &= (2E - V_{(o)})\Delta t = (2E - V_{(o)})t_{(on)} \end{aligned} \quad (1)$$

#### 2.1.2. The Operation mode 2

When the power switch  $S_1$  and diode  $D_1$  are conducted. The current flow from the voltage DC source ( $E$ ) to the load. Through the power switch  $S_3$ , the current flow returns to the voltage DC source ( $E$ ). The illustration of operation mode 2 shown in figure 3. This represented in question (3).




**Figure 3.** The operation mode 2

$$E = V_{(L)} + V_{(O)}$$

$$L\Delta i_{(L)} = (E - V_{(O)})\Delta t = (E - V_{(O)})t_{(on)} \quad (2)$$

### 2.1.3. The Operation mode 3

This operation mode 3 is freewheeling condition. A freewheeling condition for a positive value had occurred, after the power switch S1 and S3 are conducted. While the power switch S2 and S4 are conducted, produced a freewheeling condition for negative values. The illustration of operation mode 3 shown in figure 4. This represented in question (3).




**Figure 4.** The operation mode 3. (a). Positive cycle (b). Negative cycle

$$0 = V_{(L)} + V_{(O)}$$

$$L\Delta i_{(L)} = (V_{(O)})\Delta t = (V_{(O)})t_{(off)} \quad (3)$$

### 2.1.4. The Operation mode 4

When the power switch S2 and diode D1 are conducted. The current flow from the voltage DC source (E) to the load. Through the power switch S4, the current flow returns to the voltage DC source (E). The illustration of operation mode 4 shown in figure 5. This represented in question (4).



**Figure 5.** The operation mode 4

$$-E = V_{(L)} + V_{(o)}$$

$$L\Delta i_{(L)} = (V_{(o)} - E)\Delta t = (V_{(o)} - E)t_{(on)} \quad (4)$$

### 2.1.5. The Operation mode 5

When the power switch S5 and S2 are conducted. The current flow from the voltage DC source (E+E) to the load. Through the power switch S4, the current flow returns to the voltage DC source (E+E). The illustration of operation mode 5 shown in figure 6. This represented in question (5).




Figure 6. The operation mode 5

$$-(E - E) = V_{(L)} + V_{(o)}$$

$$L\Delta i_{(L)} = (V_{(o)} - 2E)\Delta t = (V_{(o)} - 2E)t_{(on)} \quad (5)$$

## 2.2 Control Strategy

Pulse-Width Modulation switching in S1, S2, S5 gates are compared with 4 tiers of triangular waves car1, car2, car3, car4. Triangular waves car1, car2 and car3, car4 had a different DC offset with carrier frequency of 9 kHz. The configuration of overall switches to achieve the level desired is shown in table 1

Table 1. SPWM Gate Switching

S1	S2	S3	S4	S5	V <sub>o</sub>
1	0	1	0	1	2E
1	0	1	0	0	E
1	0	0	0	0	0
0	0	0	1	0	0
0	1	0	1	0	-E
0	1	0	1	1	-2E

To built the five – level inverter needs 4 carriers. The carriers divided into two sections. The first section, comp3 for S1 and comp4 for S2 has same carrier DC offset. The second section, comp 1 and 2 for S5 has same carrier DC offset. But, between stage 1 and stage 2 has a different DC offset. Also, needs a zero crossing detector as a reference to adjust the ignition angle of S3 and S4 .




Figure 7. A new strategy SPWM control

### 3. Simulation and Harmonic Analyzed

#### 3.1. Simulation

Design and simulation of an asymmetrical control strategy in single - phase five - level inverter are simulated in PSIM software by Power Sim Tech. Fig 8. describes the SPWM switching in S1 until S5. Design control circuit output sinusoidal pulse width modulation (SPWM) produced by the comparison of reference and carrier waves [1]. The simulation parameters are shown in Table 2.

Table 2. Simulation Parameter

Device	Value
DC Input E	110V
Inductive Filter	2mH
Load Resistor	20Ω
Carrier Triangular Frequency	9kHz






Figure 8. SPWM for S1 (a), S2 (b), S3 (c), S4 (d), S5 (e)




**Figure 9.** Triangular wave 9 kHz comparison with, (a) sine wave, 50 Hz after -1 element, (b) sine wave 50 Hz before -1 element

At the first  $\frac{1}{2}$  positive cycle induced by the carrier signal car1 and car3. At the  $\frac{1}{2}$  negative cycle induced by carrier, signal car2 and car4. This describes has shown in figure 9. The car1 generated the fifth level, the car2 generated the first level, the car3 generated the fourth level, and the car4 generated the second level.



**Figure 10.** Triangular wave 9kHz

### 3.2. Harmonic Analysed



**Figure 11.** Harmonic Analysed

THD level analyzed at load with 50Hz output frequency is shown in figure 11. PWM high frequency switching at 9kHz and inductor filter 2mH can reduce the THD level of 3.75% (VR). [13], [1].

### 4. Conclusion

This paper has already discussed about a new strategy control for asymmetrical five level inverter. Compared to other five level inverter (flying capacitor, diode clamp) deals on a number of switches. A new strategy control for asymmetrical five level inverter has fewer semiconductor switches. A new strategy in control circuit in high frequency switching of SPWM and coupled with inductor filter, can reduce the THD value. THD value has been analysed and simulated in PSIM software by PowerSimTech is 3.75%. That value is included in the range of IEEE standards 5% of harmonic voltage limits for power producers (public utilities or co-generators) at 2.3 - 69kV, 2.5% since 69 - 138 KV and 1.5% for 138 kV.

## References

- [1] C. Tjokro and L. H. Pratomo, "Design and Simulation of an Asymmetrical 11-Level Inverter for Photovoltaic Applications," *Proc. - 2018 5th Int. Conf. Inf. Technol. Comput. Electr. Eng. ICITACEE 2018*, pp. 93–98, 2018
- [2] G. Mohapatra, "Multilevel inverter ; A review MULTILEVEL INVERTER ; A REVIEW," no. April, 2018
- [3] G. Fernandez and V. Krishnasamy, "A New Symmetric & Asymmetric Multilevel Inverter Topology with Reduced Maximum Blocking Voltage Switches," no. July, 2018
- [4] K. Ganesh and U. Rao, "Performance of Symmetrical and Asymmetrical Multilevel Inverters," *Citeseer*, vol. 2, no. 4, pp. 2293–2302, 2012
- [5] M. R. Banaei and E. Salary, "Asymmetric cascaded multi-level inverter: A solution to obtain high number of voltage levels," *J. Electr. Eng. Technol.*, vol. 8, no. 2, pp. 316–325, 2013
- [6] L. Heru Pratomo, F. D. Danang Wijaya, and E. Firmansyah, "A simple strategy of controlling a balanced voltage capacitor in single phase five-level inverter," *Int. J. Power Electron. Drive Syst.*, vol. 6, no. 1, pp. 160–167, 2015
- [7] A. P. C. Rao, Y. P. Obulesh, and C. S. Babu, "Analysis and effect of switching frequency and voltage levels on total harmonic distortion in multilevel inverters," *Proc. - ICETEEEM 2012, Int. Conf. Emerg. Trends Electr. Eng. Energy Manag.*, no. January, pp. 339–344, 2012
- [8] A. Algaddafi, K. Elnaddab, A. Al Ma'Mari, and A. N. Esgiar, "Comparing the performance of bipolar and unipolar switching frequency to drive DC-AC Inverter," *Proc. 2016 Int. Renew. Sustain. Energy Conf. IRSEC 2016*, no. October 2017, pp. 680–685, 2017
- [9] L. H. Pratomo, F. D. Wijaya, and E. Firmansyah, "Capacitor Bank Voltage Equilibrium for MPPT in Single-Phase Single-Stage Five-Level Inverter for PV-Grid Application," *TELKOMNIKA Indones. J. Electr. Eng.*, vol. 14, no. 1, pp. 62–71, 2015
- [10] E. Irmak, I. Colak, O. Kaplan, and N. Guler, "Design and application of a novel zero-crossing detector circuit," *Int. Conf. Power Eng. Energy Electr. Drives*, no. May, 2011
- [11] S. Modugu, "Spwm techniques in five level inverter," no. December, 2018
- [12] L. H. Pratomo, "One Leg Control Strategy in Single-Phase," *International Symposium on*, pp. 0–4, 2019
- [13] S. Podder, M. Biswas, and Z. R. Khan, "A modified PWM technique to improve total harmonic distortion of multilevel inverter," *Proc. 9th Int. Conf. Electr. Comput. Eng. ICECE 2016*, no. January 2018, pp. 515–518, 2017

## Acknowledgments

This work was supported by Directorate of Research and Community Service, Directorate General of Research Strengthening and Development, The Ministry of Research, Technology and Higher Education, Republic of Indonesia 2019.