

21<sup>ST</sup> INTERNATIONAL WORKSHOP ON RADIATION IMAGING DETECTORS  
7–12 JULY 2019  
CRETE, GREECE

## FRIC — a 50 $\mu\text{m}$ pixel-pitch single photon counting ASIC with Pattern Recognition algorithm in 40 nm CMOS technology

---

P. Otfinowski,<sup>a,1</sup> G.W. Deptuch<sup>a,b</sup> and P. Maj<sup>a</sup>

<sup>a</sup>*Department of Measurement and Electronics, AGH University of Science and Technology, Cracow, Poland*

<sup>b</sup>*Fermilab, Batavia, IL, U.S.A.*

*E-mail:* [potfin@agh.edu.pl](mailto:potfin@agh.edu.pl)

**ABSTRACT:** This work presents design and measurement results of FRIC — a prototype ROIC for fine resolution hybrid pixel detectors. The chip was manufactured in 40 nm CMOS process and contains an array of  $64 \times 64$  pixels with 50  $\mu\text{m}$  pixel pitch. It implements a very versatile analog front-end, capable of energy resolution of 0.71 keV FWHM and an estimated dead-time of 50 ns. The chip also features a Pattern Recognition algorithm together with signal summing for charge sharing correction. Low power consumption makes this circuit applicable in large-area detectors.

**KEYWORDS:** Data reduction methods; Digital electronic circuits; Electronic detector readout concepts (solid-state); Pattern recognition, cluster finding, calibration and fitting methods

---

<sup>1</sup>Corresponding author.

---

## Contents

<b>1 Motivation</b>	<b>1</b>
<b>2 Circuit architecture</b>	<b>1</b>
<b>3 On-chip calibration results</b>	<b>2</b>
3.1 Discriminator offset voltage	3
3.2 Charge-to-amplitude transfer characteristic and signal-to-noise ratio	3
3.3 Front-end dead time	4
<b>4 X-ray measurements</b>	<b>6</b>
4.1 Charge sharing compensation	6
4.2 Energy spectrum	6
<b>5 Summary</b>	<b>7</b>

---

## 1 Motivation


The aim of this paper is to present design details and measurement results of a high granularity hybrid single photon counting pixel detector for operation with monochromatic radiation (e.g. synchrotron radiation) [1–3]. Decreasing pixel pitch increases the power density of the ASIC, which requires an optimization of the analog front-end for low power [4]. In addition, the charge sharing effect becomes more prominent and implementation of a charge-sharing compensation algorithm becomes a necessity [5]. However, existing solutions indicate that such an algorithm tends to degrade system performance in terms of count rate and electronic noise [6, 7]. A compromise solution, which could compensate some of the charge sharing effects without these penalties is also desired.

## 2 Circuit architecture

The prototype circuit was designed in 40 nm CMOS technology. It consists of an array of 64 by 64 pixels and peripheral circuits, such as reference and readout/control block. The chip has two 8-bit threshold DACs and an external exposure control signal for short, precise exposure times. All control signals are LVDS.

Diagram of a single readout channel is presented in figure 2. It consists of two amplifier stages, a pair of discriminators, digital algorithm and two 16-bit counters.

The first stage — the Charge Sensitive Amplifier (CSA) — is built of an amplifier based on the CMOS inverter circuit. It has fixed feedback capacitance  $C_{F1}$ , while the feedback resistance can be regulated globally with an on-chip DAC, which affects pulse amplitude and duration. To facilitate testing and characterization of the ASIC, a capacitor connected to the calibration circuit is added to the input.




**Figure 1.** Chip architecture block diagram.

The second stage — the Shaper — is AC-coupled to the preceding stage. It is built of the same amplifier and it also has a fixed feedback capacitance  $C_{F2}$ . The time constant of the second stage is set to be much larger than the first stage, so it operates as a voltage amplifier. The second stage also realizes charge summing, which is realized in the charge domain — signals from the first stages of three neighboring pixels can also be AC-coupled to the input of the amplifier.

The output signal of the second stage is then AC-coupled to a set of two high-speed discriminators with independent thresholds. Each discriminator has a 5-bit trimming DAC to correct threshold dispersion.

Finally, outputs from the discriminators are fed to the pixel logic, which realizes the Pattern Recognition algorithms and controls two counters. The counters can be configured as two independent, one 32-bit long counter or one 16-bit counter with interleaved readout (zero dead-time). Data from the counters is read-out serially.




**Figure 2.** Readout channel functional diagram.

### 3 On-chip calibration results

The chip was bonded to a  $64 \times 64$  pixel 0.32 mm thick silicon detector. Figure 3 shows a photograph of the chip with a detector bonded to the test PCB. The chip was biased with 1.05 V (digital and


analog blocks) and 2.5 V (LVDS drivers/receivers). The results were measured for two different analog front-end gain settings — achieved by adjusting CSA feedback resistance and discriminator bias current — and are referred as high-gain and low-gain.



**Figure 3.** Test chip with a detector wire-bonded to the PCB.

### 3.1 Discriminator offset voltage

The discriminator offset voltage was measured by means of threshold-scan and gaussian-fitting noise counts. It was independent of the analog front-end gain setting. The results obtained are presented in figure 4, expressed in global threshold DAC units.




**Figure 4.** Discriminator offset voltage calibration results.

Three different trim-DAC settings were used — all DACs to minimum value, all DACs to maximum value and after calibration. The standard deviation of the uncalibrated thresholds is equal to 6.4 and 7.5 DAC unit for the minimum and maximum trim-DAC value, respectively, and 0.34 DAC unit after calibration, yielding an improvement of approximately 19.

### 3.2 Charge-to-amplitude transfer characteristic and signal-to-noise ratio


Pulse amplitude and signal-to-noise ratio measurements were done using the on-chip calibration circuit. A threshold scan was taken for a known amount of charge injected to the input, 400

calibration pulses per threshold step. After s-curve fitting, signal amplitude and noise were extracted. The procedure was repeated for an increasing value of injected charge to obtain complete analog front-end transfer characteristics. Measured pulse amplitude and signal-to-noise ratio versus the input charge characteristic are plotted in figure 5 and figure 6, respectively.



**Figure 5.** Pulse amplitude vs. input charge: a) high-gain, b) low-gain.

In high-gain setting the transfer characteristic shows non-linear behavior, while the average gain is on the order of  $66 \mu\text{V}/e^-$ . For the low-gain setting the linearity is improved significantly and the average gain is equal to  $32 \mu\text{V}/e^-$ .



**Figure 6.** Signal-to-noise ratio vs. input charge: a) high-gain, b) low-gain.


Signal-to-noise was measured as the ratio of a pulse amplitude to the noise, extracted from an s-curve. For input charge of about  $2200 e^-$ , corresponding to the photon energy of 8 keV, the SNR is equal to approximately 49 and 22 for the high- and low-gain setting, respectively, which translates to an ENC of  $45 e^-$  and  $100 e^-$ .

### 3.3 Front-end dead time

During chip verification process we did not have access to a high-intensity X-ray source for high count rate tests, which is the most common method to measure dead-time of analog front-end. Therefore, we have estimated it by directly estimating comparator pulse length. It was possible, because the chip has a dedicated external control signal for precise exposure timing. In our test setup the exposure timing could be controlled with a resolution of 12,5 ns ( $f_{\text{CLK}} = 80 \text{ MHz}$ ).


The procedure to reconstruct the discriminator output signal was as follows (figure 7):

1. Send a calibration pulse.
2. Wait a predetermined delay time.
3. Send a short exposure signal strobe. Depending on discriminator output, the counter is incremented or not.
4. Repeat steps 1–3 and readout the counter data.
5. Increment the delay time and repeat steps 1–4.



**Figure 7.** Front-end dead-time measurement procedure.

The reconstructed discriminators' signals are presented in figure 8. The pulse width varied across different pixels because of mismatch, thus the plot shows averaged and normalized response from all pixels. The measured full-width half-maximum of averaged pulse's times for high-gain setting is equal to 550 ns, with threshold set at 10% of pulse amplitude. For the low-gain setting the obtained FWHM time is 50 ns, with threshold set at 24% of pulse amplitude (the absolute threshold value was the same as in high-gain setting, but the pulse amplitude was lower).



**Figure 8.** Averaged and normalized discriminator output signal: a) high-gain (TH=10%), b) low-gain (TH=24%).


It is important to note, that the discriminator's output is sampled by the exposure control signal level, not its edge. Therefore, the measured comparator pulse length will always be longer than an actual one.

## 4 X-ray measurements

The ROIC was exposed to 8 keV X-rays (Cu target). All channels were uniformly illuminated. The exposure time was 10 s/frame. During all measurements only on-chip DACs were used for bias setting and no forced cooling was used. The detector was biased to 180 V.

### 4.1 Charge sharing compensation

Figure 9 presents a threshold scan registered by a single pixel for three different operating modes: conventional single photon counting (SPC), Pattern Recognition algorithm enabled (PR only) and PR algorithm with signal summing enabled (SUM+PR).



**Figure 9.** Comparison of a threshold scans registered by a single pixel without and with different charge sharing compensation modes.

In the conventional SPC mode number of counts is heavily affected by the set threshold. Enabling the pattern recognition algorithm results in significant reduction of excess counts caused by charge sharing — number of counts is nearly constant up to about half of signal energy. For thresholds over half of signal energy, the curve follows the one of SPC mode. The baseline noise is not affected.


When Pattern Recognition algorithm is used together with signal summing, the number of counts is constant across almost all signal range. It can be noted however, that signal summing resulted in an increase of baseline noise. Additionally, the perceived signal energy is composed of four s-curves from neighboring channels — because of gain dispersion, the information about signal energy is blurred.

### 4.2 Energy spectrum

To measure the energy resolution, the chip operated in a conventional single photon counting mode, without charge sharing compensation algorithms. First, a threshold scan was taken. Secondly an off-chip gain and offset correction were performed. Then, the results were averaged and the differential energy spectrum was computed. Normalized results are presented in figure 10.

For the high-gain setting, the FWHM energy resolution is equal to 0.71 keV and the corresponding ENC is equal to  $84 e^-$ . The k-alpha and k-beta peaks of Copper are clearly visible. For the low-gain setting the FWHM is equal to 1.13 keV, which corresponds to ENC of  $132 e^-$ .

The results presented here are different than in section 3.2. However, one has to keep in mind, that the presented results are severely affected by charge sharing. Additionally, because of



**Figure 10.** Normalized differential energy spectrum: a) high-gain, b) low-gain.

nonlinearity of the charge-amplitude transfer characteristic in high-gain setting, the actual gain at the measured energy is lower, which also affects the final energy resolution.

## 5 Summary

This work presented measurement results of FRIC — a ROIC prototype for fine resolution hybrid pixel detectors. The chip was manufactured in 40 nm CMOS process as an array of  $64 \times 64$  pixels with  $50 \mu\text{m}$  pixel pitch. It implements a very versatile analog front-end, achieving energy resolution of 0.71 keV FWHM at high-gain setting and an estimated dead-time of 50 ns in low-gain setting. Power consumption in the range of  $12 \mu\text{W}$ – $18 \mu\text{W}$  per pixel makes this circuit applicable in large-area detectors, even considering the very small pixel pitch.

The chip features a Pattern Recognition algorithm for charge sharing correction. When used together with signal summing it allows to reconstruct the signal amplitude and makes the imaging system less dependent on the set threshold. The PR algorithm alone is an interesting alternative, as it still makes the system less susceptible to charge sharing without increasing noise and FE dead-time due to signal summing.

The comparison of the presented work with current state-of-art circuits is presented in table 1. It presents results for high- and low-gain setting or comparable, when the data is available.

## Acknowledgments

This work has been supported by the National Science Center, Poland under Contract No. DEC-2014/13/B/ST7/01168.

**Table 1.** ASICs with implementation of hardware algorithms for dealing with charge sharing.

ASIC	FRIC		Medipix3RX [1, 6]		IBEX [2]		UFXC32k [3]	
Technology	40 nm		130 nm		110 nm		130 nm	
Array size	64 × 64		256 × 256		256 × 256		128 × 256	
Pixel size ( $\mu\text{m}^2$ )	50 × 50		55 × 55		75 × 75		75 × 75	
CS correction	Yes		Yes		No		No	
Analog power/ pixel ( $\mu\text{W}$ )	12	18	7.5		7.4		26	
FWHM (keV)	0.71	1.13	0.96, <sup>2</sup>	—	0.85	—	—	—
ENC ( $e^-$ )	45, <sup>1</sup>	100, <sup>1</sup>	80	—	89, <sup>3</sup>	—	123	235
FE Dead time (ns)	(550)	(50)	690	400	—	100, <sup>4</sup>	232	85

<sup>1</sup>Measured with calibration pulses.

<sup>2</sup>Measured at 12 keV, without off-chip data alignment.

<sup>3</sup>Corrected for charge sharing.

<sup>4</sup>Retrigger feature disabled.

## References

- [1] R. Ballabriga et al., *Review of hybrid pixel detector readout ASICs for spectroscopic X-ray imaging*, 2016 *JINST* **11** P01007.
- [2] M. Bochenek et al., *IBEX: Versatile readout ASIC with Spectral Imaging Capability and High Count Rate Capability*, *IEEE Trans. Nucl. Sci.* **65** (2018) 1285.
- [3] P. Grybos, P. Kmon, P. Maj and R. Szczygiel, *32 k Channel Readout IC for Single Photon Counting Pixel Detectors with 75  $\mu\text{m}$  Pitch, Dead Time of 85 ns, 9  $e^-$  rms Offset Spread and 2% rms Gain Spread*, *IEEE Trans. Nucl. Sci.* **63** (2016) 1155.
- [4] X. Llopart et al., *Study of low power front-ends for hybrid pixel detectors with sub-ns time tagging*, 2019 *JINST* **14** C01024.
- [5] P. Otfinowski, *Spatial resolution and detection efficiency of algorithms for charge sharing compensation in single photon counting hybrid pixel detectors*, *Nucl. Instrum. Meth. A* **882** (2018) 91.
- [6] E. Frojdh et al., *Count rate linearity and spectral response of the Medipix3RX chip coupled to a 300  $\mu\text{m}$  silicon sensor under high flux conditions*, 2014 *JINST* **9** C04028.
- [7] R. Bellazzini et al., *PIXIE III: a very large area photon-counting CMOS pixel ASIC for sharp X-ray spectral imaging*, 2015 *JINST* **10** C01032.